- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T8533 (Lineage Power) Quad Programmable Line Card Signal Processor(四通道可編程線卡信號處理器) PDF資料下載
參數(shù)資料
| 型號： | T8533 |
| 廠商： | Lineage Power |
| 英文描述： | Quad Programmable Line Card Signal Processor(四通道可編程線卡信號處理器) |
| 中文描述： | 四線卡可編程信號處理器（四通道可編程線卡信號處理器） |
| 文件頁數(shù)： | 42/48頁 |
| 文件大小： | 1809K |
| 代理商： | T8533 |
Preliminary Data Sheet
July 2000
Signal Processor
T8533/34 Quad Programmable Line Card
42
Lucent Technologies Inc.
Software Interface
(continued)
Table 18. Control Bit Definitions
(continued)
Control Name
(Address)
CTZCTRL
(words
140—143)
LMSCTRL
(word 144)
RECCTRL
(word 145)
Bit
Assignments
Function
0—30
Coefficients for the CTZ termination bleed. Defaults to 0x07ed0000.
3—7
0—2
5—7
4
3
0—2
Load as 0s.
Leak coefficient for LMS adaptation algorithm. Defaults to 1.
Load as 0s.
Noise match enable (comfort noise). Defaults to 0 (disabled).
Enable residual echo control. Defaults to 0 (disabled).
Residual echo control sensitivity factor. Defaults to
0.
Bit Number
2
1
Function
(dB)
(Threshold =)
0.0
3.5
6.0
9.5
12.0
15.5
18.0
21.6
0
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
SDCTRL
(word 146)
7
6
Load as 0.
Enable
analog loopback
. Defaults to 0 (no loopback).
RTZ gain. Defaults to 3 (equal level point value of 3 * 0.075 = 0.225).
Transmit analog gain (XAG). Defaults to 1 (6 dB)
gain.
3—5
0—2
Bit Number
2
1
0
0
0
0
0
1
0
1
1
0
Function
(dB)
0.0
6.02
12.04
18.06
24.08
0
0
1
0
1
0
SDTSI
(word 147)
7
6
Load as 0.
Digital loopback, loopback from receive to transmit at the sigma-delta converters
(
digital loopback 2
). Defaults to 0 (no loopback).
Digital channel feeding this analog receive channel. Defaults to channel number.
Send idle channel code (alternating bits) to this analog receive path. Defaults to 0
(do not send idle channel code).
Loopback from transmit to receive at the sigma-delta converters (
digital loop-
back 3
). Defaults to 0 (no loopback).
Analog channel feeding this digital channel in the transmit direction. Defaults to
channel number.
Gain control for gain transfer stage in transmit direction. Defaults to 0x0400
(0 dB). This is a 12-bit multiply operation with a maximum gain of 4 (12 dB).
4—5
3
2
0—1
GTX2
(word
148—149)
0—11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8535A | Quad Programmable Codec Chip Set(四通道可編程編解碼器芯片組) |
| T8536A | Quad Programmable Codec Chip Set(四通道可編程編解碼器芯片組) |
| T8536 | Quad Programmable Codec(四通道可編程編解碼器) |
| T8535 | Quad Programmable Codec(四通道可編程編解碼器) |
| T8538A | Quad Programmable Codec(四通道可編程編解碼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T85331G | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T85331J | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T8534 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor |
| T8535B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8535B/T8536B Quad Programmable Codec |
| T8536B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8535B/T8536B Quad Programmable Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。