- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7288 (Lineage Power) CEPT/E1 Line Interface(CEPT/E1 線接口) PDF資料下載
參數(shù)資料
| 型號： | T7288 |
| 廠商： | Lineage Power |
| 英文描述： | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| 中文描述： | CEPT/E1線路接口（CEPT/E1線接口） |
| 文件頁數(shù)： | 2/22頁 |
| 文件大?。?/td> | 432K |
| 代理商： | T7288 |
Data Sheet
January 1998
T7288 CEPT/E1 Line Interface
2
Lucent Technologies Inc.
Pin Information
Figure 2. Pin Diagram
Table 1. Pin Descriptions
Pin
1
Symbol
LOS
Type
O
Name/Function
This pin is cleared (0) upon loss of the data sig-
Loss of Signal (Active-Low).
nal at the receiver inputs.
Loss of Clock (Active-Low).
indicating that a loss of clock has occurred. When
on the RCLK and on either RDATA (for single-rail operation) or RPDATA and
RNDATA (for dual-rail operation) outputs. A valid clock must be present at
BCLK for this function to operate properly.
HDB3 Enable/N-Rail Transmit Data.
If
an HDB3 substitution code on the transmit side and to remove the substitution
code on the receive side. If
SR
/DR = 1, this pin is used as the n-rail transmit
input data (internal pull-down is included).
Violation/N-Rail Receive Data.
If
SR
/DR = 0 and HDB3 = 0, bipolar violations
on the receive-side input are detected, causing VIO to be set; if HDB3 = 1,
HDB3 code violations cause VIO to be set. If
n-rail receive output data.
Receive Clock.
Output receive clock signal to the terminal equipment.
Receive Data/P-Rail Receive Data.
If
SR
2.048 Mbits/s unipolar output data with a 100% duty cycle. If
pin is used as the p-rail receive output data.
Transmit Clock.
Input clock signal (2.048 MHz
Transmit Data/P-Rail Transmit Data.
If
2.048 Mbits/s unipolar input data. If
SR
/DR = 1, this pin is used as the p-rail
transmit input data.
2
LOC
O
This pin is cleared when SD = 1 and
LOS
= 0,
LOS
= 0, no transitions occur
3
HDB3/
TNDATA
I
SR
/DR = 0, this pin is set (1) to insert
4
VIO/RNDATA
O
SR
/DR = 1, this pin is used as the
5
6
RCLK
RDATA/
RPDATA
O
O
/DR = 0, this pin is used for
SR
/DR = 1, this
7
8
TCLK
TDATA/
TPDATA
I
I
±
80 ppm).
SR
/DR = 0, this pin is used as
T7288-PL
T7288-EL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
24
23
22
21
20
19
18
17
16
15
LOS
LOC
HDB3/TNDATA
VIO/RNDATA
RCLK
RDATA/RPDATA
TCLK
TDATA/TPDATA
LP1
LP2
LP3
ALMT
RBC
TBC
T1
R1
SD
V
DDA
ZS
T2
V
DDD
R2
GND
D
NC
FLM
SR/DR
BCLK
25
26
27
28
GND
A
5-4344(C)
相關PDF資料 |
PDF描述 |
|---|---|
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
| T7295-1 | E3 Integrated Line Receiver(E3 集成線接收器) |
| T7295-6 | DS3/SONET STS-1 Integrated Line Receiver(DS3/SONET STS-1 集成線接收器) |
| T7296 | Integrated Line Transmitter(集成PCM線傳送器) |
| T7502 | Dual PCM Codec with Filters(帶濾波器的雙PCM編解碼器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| T7289 | 制造商:TE Connectivity 功能描述: |
| T7289A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DS1 LINE INTERFACE |
| T7289A-EL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DS1 LINE INTERFACE |
| T7289A-EL4 | 制造商:Legerity 功能描述:IC,PCM TRANSCEIVER,SINGLE,T-1(DS1),CMOS,SOJ,28PIN,PLASTIC |
| T7289A-PL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DS1 LINE INTERFACE |
發(fā)布緊急采購，3分鐘左右您將得到回復。