- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385871 > ST72T85A5Q6 (意法半導(dǎo)體) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF資料下載
參數(shù)資料
| 型號(hào)： | ST72T85A5Q6 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000鐵路發(fā)展策略光盤(pán)，3K內(nèi)存，ADC，兩個(gè)定時(shí)器，2個(gè)SPI，I2C和脊髓損傷接口 |
| 文件頁(yè)數(shù)： | 59/117頁(yè) |
| 文件大小： | 748K |
| 代理商： | ST72T85A5Q6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)當(dāng)前第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
59/117
ST7285C
I
2
C BUS INTERFACE
(Cont’d)
CONTROL REGISTER (CR)
Address: 0028h
Reset Value: 00h
—
Read / Write
b7-6 = reserved.
b5:
PE
Peripheral Enable
1 : Master/Slave capability.
0 : Peripheral disabled ( all outputs are released).
When this bit is reset, all the bits of the control reg-
ister and the status register except the Stop bit are
reset.
PE selects the alternate function on the corre-
sponding I/O.
This bit is set by software and it is cleared by soft-
ware or by a reset.
b4:
ENGC
Enable General call
When this bit is set, the peripheral acknowledges
the general call address.
Engc bit is set or cleared by software. It is cleared
when the peripheral is disabled (PE=0) or by reset.
b3:
START
Generation of a Start condition
When the Start bit is set in Slave mode, the inter-
face generates a Start condition as soon as the
bus is free. In Master mode, it generates a repeat-
ed Startcondition. Then an interrupt is generated if
ITE is set.
This bit is set by software and is cleared by soft-
ware, when the peripheral is disabled (PE=0) or by
reset. It is automatically cleared after the start con-
dition is sent.
b2:
ACK
Acknowledge level
When this bit is set, an acknowledge is returned
after an address byte is received or after a data
byte is received.
When it is cleared, no acknowledge is returned.
It is set by software and it is cleared by software,
when the peripheral is disabled (PE=0) or byreset.
b1:
STOP
Generation of a Stop condition
If the Stop bit is set in Master mode then a stop
condition is generated after the transfer of the cur-
rent byte or after that the current Start condition is
sent.
If it is set in Slave mode then both SCL and SDA
lines are released in order to recover from an error
condition and the peripheral waits for a detection
of a Start or a Stop condition. Then the interface
waits for a Stop or a Start condition on the lines.
This bit can be cleared by software. It is automati-
cally cleared after the stop condition is sent on the
SCL line in Master mode or by reset.
b0:
ITE
Interrupt Enable
When the Interrupt Enable bit is set, the I
2
C inter-
face interrupt is generated after anyone of these
following conditions
– A Start condition is generated in Master mode.
– The address is matched in Slave mode while the
ACK flag is at a logic high.
– A data byte has been received or is to be trans-
mitted.
– A loss of arbitration of the bus to another Master
in Master mode.
– A misplaced Start or Stop condition is detected
– There is no acknowledge.
– A Stop condition has been detected in Slave
mode. While the ITE flag is set, an interrupt is
generated, SCL is hold low and the transfer is
suspended except when a loss of arbitration or a
detection of a Stop condition have been detect-
ed. ITEis reset by software, when the peripheral
is disabled (PE=0) or by reset.
7
0
-
-
PE
ENGC
START
ACK
STOP
ITE
PE = 0
PA6 = normal I/O
PA4 = normal I/O
PE = 1
PA6 = I
2
C DATA
PA4 = I
2
C CLOCK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
| ST730C12L1 | PHASE CONTROL THYRISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST730 | 制造商:IRF 制造商全稱(chēng):International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version |
| ST7-30 | 制造商:SUPERWORLD 制造商全稱(chēng):Superworld Electronics 功能描述:POWER TRANSFORMER |
| ST-7300 | 制造商:GC Electronics 功能描述: |
| ST730186-3 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
| ST730268-1 | 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。