參數(shù)資料
型號(hào): ST72T85A5Q6
廠商: 意法半導(dǎo)體
英文描述: 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述: 8位微控制器48,000鐵路發(fā)展策略光盤(pán),3K內(nèi)存,ADC,兩個(gè)定時(shí)器,2個(gè)SPI,I2C和脊髓損傷接口
文件頁(yè)數(shù): 20/117頁(yè)
文件大?。?/td> 748K
代理商: ST72T85A5Q6
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
20/117
ST7285C
3.5 INTERRUPTS
A list of interrupt sources is given inTable 5below,
together with relevant details for each source. In-
terrupts are serviced according to their order ofpri-
ority, starting with I0, which has the highest priori-
ty, and so to I11, which has the lowest priority.
The following list describes the origins for each in-
terrupt level:
– I0 connected to Software Interrupt (TRAP)
– I1 connected to Port G3
– I2 connected to Port F0, F1, F2, F3
– I3 connected to SPI A
– I4 connected to Timer A
– I5 connected to GBS interrupt
– I6 connected to Timer B
– I7 connected to SPI B
– I8 connected to SCI
– I9 connected to Ports D4, D5
– I10 connected to Ports C4, C5
– I11 connected to I
2
C
Exit from HALT mode may only be triggered by an
External Interrupt on one of the following ports:
C4(I10), C5(I10), D4(I9), D5(I9), F0(I2), F1(I2),
F2(I2), F3(I2) and G3(I1).
If more than one input pin of a group connected to
the same interrupt line is selected simultaneously,
these will be logically ORed.
Table 5. Interrupt Mapping
Interrupt
source
-
I0
I1
I2
I3
I4
Vector
Address
FFFEh-FFFFh
FFFCh-FFFDh
FFFAh-FFFBh
FFF8h-FFF9h
FFF6h-FFF7h
FFF4h-FFF5h
Interrupts
Register
Flag
name
N/A
N/A
N/A
N/A
SPIF1_A
MODF1_A
ICF1_A
OCF1_A
ICF2_A
OCF2_A
TOF_A
VSI
CNI
ICF1_B
OCF1_B
ICF2_B
OCF2_B
TOF_B
SPIF2_B
MODF1_B
TDRE
TC
RDRF
IDLE
OR
N/A
N/A
BTF
BERR
SSTOP
CPU
interrupts
RESET
TRAP
INT1
INT2
SPI_A
TIMER_A
Reset
Software
Ext. Interrupt (Port G3)
Ex. Interrupt (Ports F0, F1, F2, F3)
Transfer Complete
Mode Fault
Input Capture 1
Output Compare 1
Input Capture 2
Output Compare 2
Timer Overflow
N/A
N/A
N/A
N/A
SPI A Status
Timer A Status
I5
FFF2h-FFF3h
RDS Block Interrupt.
RDS GRP
GBS
I6
I7
I8
I9
I10
I11
FFF0h-FFF1h
FFEEh-FFEFh
FFECh-FFEDh
FFEAh-FFEBh
FFE8h-FFE9h
FFE6h-FFE7h
Input Capture 1
Output Compare 1
Input Capture 2
Output Compare 2
Timer Overflow
Transfer Complete
Mode Fault
Transmit Buffer Empty
Transmit Complete
Receive Buffer Full
Idle Line Detect
Overrun
Ext. Interrupt (Ports D4,D5)
Ext. Interrupt (Port C4, C5)
Byte Transmission Finished
Bus Error
Stop Detection
Timer B Status
SPI B Status
SCI Status
N/A
N/A
I
2
C Status
TIMER_B
SPI_B
SCI
INT9
INT10
I2C
I2C
I2C
相關(guān)PDF資料
PDF描述
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
ST730C12L1 PHASE CONTROL THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST730 制造商:IRF 制造商全稱(chēng):International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version
ST7-30 制造商:SUPERWORLD 制造商全稱(chēng):Superworld Electronics 功能描述:POWER TRANSFORMER
ST-7300 制造商:GC Electronics 功能描述:
ST730186-3 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述:
ST730268-1 制造商:KEMET Corporation 功能描述: 制造商:KET 功能描述: