參數(shù)資料
型號(hào): ST72F652R4T1
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64
封裝: 14 X 14 MM, TQFP-64
文件頁數(shù): 132/160頁
文件大?。?/td> 974K
代理商: ST72F652R4T1
ST7265
73/160
USB INTERFACE (Cont’d)
Download Mode
IN transactions are managed the same way as in
normal mode (by software with the help of CTR in-
terrupt) but OUT transactions are managed by
hardware. This means that no CTR interrupt is
generated at the end of an OUT transaction and
the STAT_RX bits are set to valid by hardware
when the buffer is ready to receive new data. This
allows the 512-byte buffer to be written without
software intervention.
If the USB interface receives a packet which has a
length lower than the maximum packet size (writ-
ten in the CNT2RXR register, see Note below), the
USB interface switches back to normal mode and
generates a CTR interrupt and the STAT_RX bits
of the EP2R register are set to NAK by hardware
as in normal mode.
Upload Mode
OUT transactions are managed in the same way
as normal mode and IN transactions are managed
by hardware in the same way as OUT transactions
in download mode.
Bits 5:4 Reserved, forced by hardware to 0.
Bit 3 = CTR_RX
Reception Correct Transfer.
This bit is set by hardware when a correct transfer
operation is performed in reception. This bit must
be cleared after that the corresponding interrupt
has been serviced.
Bit 2 = DTOG_RX
Data Toggle, for reception
transfers.
It contains the expected value of the toggle bit
(0=DATA0, 1=DATA1) for the next data packet.
USB INTERFACE (Cont’d)
The receiver toggles DTOG_RX only if it receives
a correct data packet and the packet’s data PID
matches the receiver sequence bit.
Bits 1:0 = STAT_RX [1:0]
Status bits, for reception
transfers.
These bits contain the information about the end-
point status, which is listed below:
Table 22. Reception Status Encoding
These bits are written by software, but hardware
sets the STAT_RX bits to NAK when a correct
transfer has occurred (CTR=1) addressed to this
endpoint, so the software has the time to examine
the received data before acknowledging a new
transaction.
Note: These bits are write protected in download
mode (if MOD[1:0] =10b in the EP2RXR register)
ENDPOINT
2
TRANSMISSION
REGISTER
(EP2TXR)
Read/Write
Reset value: 0000 0000 (00h)
This register is used for controlling Endpoint 2
transmission. It is also reset by a USB reset, either
received from the USB or forced through the
FRES bit in the CTLR register.
Bit 3 = CTR_TX
Transmission Transfer Correct.
This bit is set by hardware when a correct transfer
operation is performed in transmission. This bit
must be cleared after the corresponding interrupt
has been serviced.
0: No CTR in transmission on Endpoint 2
1: Correct transfer in transmission on Endpoint 2
STAT_RX1 STAT_RX0
Meaning
00
DISABLED: reception trans-
fers cannot be executed.
01
STALL: the endpoint is stalled
and all reception requests re-
sult in a STALL handshake.
10
NAK: the endpoint is naked
and all reception requests re-
sult in a NAK handshake.
11
VALID: this endpoint is ena-
bled for reception.
70
000
0
CTR_T
X
DTOG
_TX
STA T_
TX1
STAT _
TX0
1
相關(guān)PDF資料
PDF描述
ST733C04LHK1L 1900 A, 400 V, SCR, TO-200AC
ST733C04LHK3 1900 A, 400 V, SCR, TO-200AC
ST7PLITE09Y0U6TR 8-BIT, MROM, 8 MHz, MICROCONTROLLER, QCC20
STARX032XXEEXF120.0 INTERVAL-DELAY RELAY, DPDT, MOMENTARY, 24VDC (COIL), 3000mW (COIL), 10A (CONTACT), 28VDC (CONTACT), 120s, SOCKET MOUNT
STARX032XXEEXF4.000 INTERVAL-DELAY RELAY, DPDT, MOMENTARY, 24VDC (COIL), 3000mW (COIL), 10A (CONTACT), 28VDC (CONTACT), 4s, SOCKET MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST72P262M6/OZXTR 制造商:STMicroelectronics 功能描述:ST72P262M6/OZXTR
ST72P324TA/OBZTR 制造商:STMicroelectronics 功能描述:
ST72P324TA/OHXTR 制造商:STMicroelectronics 功能描述:
ST72P4T128M-A05AU 制造商:STEC Inc 功能描述:1GB,ECC,REG,DDR2-400,UNLEAD - Bulk
ST72T101G1B6 功能描述:8位微控制器 -MCU OTP EPROM 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT