參數(shù)資料
型號(hào): ST16654
廠商: Exar Corporation
英文描述: QUAD UART WITH 64-BYTE FIFO AND INFRARED (IrDA) ENCODER/DECODER
中文描述: 四UART的64字節(jié)FIFO和紅外線(IrDA)編碼/解碼器
文件頁(yè)數(shù): 9/49頁(yè)
文件大小: 444K
代理商: ST16654
ST16C654/654D
5-73
Rev. 4.10
SYMBOL DESCRIPTION
Symbol
Pin
100
Signal
type
Pin Description
68
64
functions for Read or Write strobes. A logic 1 to 0 transition
transfers the contents of the CPU data bus (D0-D7) to the
register selected by -CS and A0-A4. Similarly a logic 0 to 1
transition places the contents of a 654 register selected by
-CS and A0-A4 on the data bus, D0-D7, for transfer to an
external CPU.
-RXRDY
38
44
-
O
Receive Ready (active low) - This function is associated
with 68 and 100 pin packages only. -RXRDY contains the
wire “OR-ed” status of all four receive channel FIFOs,
RXRDY A-D. A logic 0 indicates receive data ready status,
i.e. the RHR is full or the FIFO has one or more RX
characters available for unloading. This pin goes to a logic
1 when the FIFO/RHR is full or when there are no more
characters available in either the FIFO or RHR. The 100 pin
chip-sets provide both the combined wire “or’ed” output and
individual channel RXRDY-A-D outputs. RXRDY A-D is
discussed in a following paragraph. For 64/68 pin packages,
individual channel RX status is read by examining indi-
vidual internal registers via -CS and A0-A4 pin functions.
-RXRDY A-B
-RXRDY C-D
-
-
100,31
50,82
-
O
Receive Ready A-D (active low) - This function is associ-
ated with 100 pin packages only. This function provides the
RX FIFO/RHR status for individual receive channels (A-D).
A logic 0 indicates there is receive data to read/unload, i.e.,
receive ready status with one or more RX characters
available in the FIFO/RHR. This pin is a logic 1 when the
FIFO/RHR is empty or when the programmed trigger level
has not been reached.
-TXRDY
39
45
-
O
(active low) - This function is associated with 68 and 100 pin
packages only. -TXRDY contains the wire “OR-ed” status of
all four transmit channel FIFOs, TXRDY A-D. A logic 0
indicates a buffer ready status, i.e., at least one location is
empty and available in one of the TX channels (A-D). This
pin goes to a logic 1 when all four channels have no more
empty locations in the TX FIFO or THR. The 100 pin chip-
sets provide both the combined wire “or’ed” output and
individual channel TXRDY-A-D outputs. TXRDY A-D is
相關(guān)PDF資料
PDF描述
ST16C1450 2.97V TO 5.5V UART
ST16C1450CJ28 2.97V TO 5.5V UART
ST16C1450CP28 2.97V TO 5.5V UART
ST16C1450CQ48 2.97V TO 5.5V UART
ST16C1450IJ28 2.97V TO 5.5V UART
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16-683 制造商:RFE 制造商全稱:RFE international 功能描述:TEMPERATURE COMPENSATING THERMISTORS ST Series: Surface Mount
ST1680N 制造商:n/a 功能描述:Diode, Reverse Polarity
ST16C1450 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART
ST16C1450_05 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART
ST16C1450CJ28 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: