- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98143 > SSTUB32864EC/G (NXP SEMICONDUCTORS) 32864 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96 PDF資料下載
參數(shù)資料
| 型號： | SSTUB32864EC/G |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 鎖存器 |
| 英文描述： | 32864 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96 |
| 封裝： | 13.50 X 5.50 MM, 1.05 MM HEIGHT, LEAD FREE, PLASTIC, SOT-536-1, LFBGA-96 |
| 文件頁數(shù)： | 2/19頁 |
| 文件大小： | 113K |
| 代理商： | SSTUB32864EC/G |
SSTUB32864_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 26 March 2007
10 of 19
NXP Semiconductors
SSTUB32864
1.8 V congurable registered buffer for DDR2-800 RDIMM applications
[1]
This parameter is not necessarily production tested.
[2]
Data inputs must be active below a minimum time of tACT(max) after RESET is taken HIGH.
[3]
Data and clock inputs must be held at valid levels (not oating) a minimum time of tINACT(max) after RESET is taken LOW.
[1]
Includes 350 ps of test-load transmission line delay.
[2]
This parameter is not necessarily production tested.
Table 7.
Timing requirements
Recommended operating conditions; Tamb =0 °Cto+70 °C; VDD = 1.8 V ± 0.1 V; unless otherwise specied.
See Figure 6 through Figure 11.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fclock
clock frequency
-
450
MHz
tW
pulse width
CK, CK HIGH or LOW
1
-
ns
tACT
differential inputs active time
[1][2] --10
ns
tINACT
differential inputs inactive time
[1][3] --15
ns
tsu
set-up time
DCS before CK
↑, CK ↓,
CSR HIGH
0.6
-
ns
DCS before CK
↑, CK ↓,
CSR LOW
0.5
-
ns
CSR, ODT, CKE, and data
before CK
↑, CK ↓
0.5
-
ns
th
hold time
DCS, CSR, ODT, CKE,
and data after CK
↑, CK ↓
0.4
-
ns
Table 8.
Switching characteristics
Recommended operating conditions; Tamb =0 °Cto+70 °C; VDD = 1.8 V ± 0.1 V;
Class I, Vref =VT =VDD × 0.5 and CL = 10 pF; unless otherwise specied. See Figure 6 through Figure 11.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fmax
maximum input clock frequency
450
-
MHz
tPDM
peak propagation delay
CK and CK to output
[1] 1.1
-
1.5
ns
tPDMSS
simultaneous switching
peak propagation delay
CK and CK to output
[1][2] -
-
1.6
ns
tPHL
HIGH-to-LOW propagation delay
RESET to output
-
3
ns
Table 9.
Output edge rates
Recommended operating conditions; VDD = 1.8 V ± 0.1 V; unless otherwise specied.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
dV/dt_r
rising edge slew rate
1
-
4
V/ns
dV/dt_f
falling edge slew rate
1
-
4
V/ns
dV/dt_
absolute difference between dV/dt_r
and dV/dt_f
-
1
V/ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SSTUB32868ET/S | 32868 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA176 |
| SSTUG32865ET/S | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA160 |
| SSTUG32868ET/G | 32868 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA176 |
| SSTUP32866EC/S | 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96 |
| SSTV16857EC | POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SSTUB32865 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V 28-bit 1 : 2 registered buffer with parity for DDR2-800 RDIMM applications |
| SSTUB32865ET/G,518 | 功能描述:寄存器 1.8V 28B REG RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTUB32865ET/G-T | 功能描述:寄存器 1.8V 28B REG BUF/PRTY DDR2-800 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube |
| SSTUB32866 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications |
| SSTUB32866_10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.8 V 25-bit 1 : 1 or 14-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。