- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98089 > SN54LVT8996JT (TEXAS INSTRUMENTS INC) SPECIALTY MICROPROCESSOR CIRCUIT, CDIP24 PDF資料下載
參數(shù)資料
| 型號： | SN54LVT8996JT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, CDIP24 |
| 封裝： | CERAMIC, DIP-24 |
| 文件頁數(shù)： | 23/41頁 |
| 文件大?。?/td> | 603K |
| 代理商： | SN54LVT8996JT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
SN54LVT8996, SN74LVT8996
3.3-V 10-BIT ADDRESSABLE SCAN PORTS
MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SCBS686A – APRIL 1997 – REVISED DECEMBER 1999
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description (continued)
Whether the connected status is achieved by use of shadow protocol or by use of BYP, this status is indicated
by a low level at the connect (CON) output. Likewise, when the secondary TAP is disconnected from the primary
TAP, the CON output is high.
The SN54LVT8996 is characterized for operation over the full military temperature range of –55
°C to 125°C.
The SN74LVT8996 is characterized for operation from –40
°C to 85°C.
FUNCTION TABLE
INPUTS
SHADOW-PROTOCOL
OUTPUTS
PRIMARY-TO-SECONDARY
BYP
PTRST
RESULT
STRST
STCK
STMS
STDO
PTDO
CON
CONNECT STATUS
L
—
L
PTCK
H
PTDI
STDI
L
BYP/TRST
L
H—
H
PTCK
PTMS
PTDI
STDI
L
BYP
H
L—
L
PTCK
H
Z
H
TRST
H
RESET
H
PTCK
H
Z
H
RESET
H
MATCH
H
PTCK
PTMS
PTDI
STDI
L
ON
H
NO MATCH
H
PTCK
STMS0§
Z
H
OFF
H
HARD ERROR
H
PTCK
STMS0§
Z
H
OFF
H
DISCONNECT
H
PTCK
STMS0§
Z
H
OFF
H
TEST SYNCHRONIZATION
H
PTCK
PTMS
PTDI
Z
L
MULTICAST
Shadow protocols are received serially via PTCK and PTDI and acknowledged serially via PTCK and PTDO under certain conditions in which
PTMS is static low or static high (see shadow protocol). The result shown here follows any required acknowledgment.
In normal operation of IEEE Std 1149.1-compliant architectures, it is recommended that TMS be high prior to release of TRST. The BYP/TRST
connect status ensures that this condition is met at STMS regardless of the applied PTMS. Also, it is recommended that STMS be kept high for
a minimum duration of 5 PTCK cycles following assertion of PTRST, either by maintaining PTRST low or by setting PTMS high. This ensures
that ICs both with and without TRST inputs are moved to their Test-Logic-Reset TAP states. It is expected that in normal application, this condition
occurs only when BYP is fixed at the low state. In such case, upon release of PTRST, the ASP immediately resumes the BYP connect status.
§ STMS level before indicated steady-state conditions were established
The shadow protocol is well defined. Some variations in the protocol are tolerated (see protocol errors). Those that are not tolerated produce
protocol result HARD ERROR and cause disconnect as indicated.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54LVTH16952WD | LVT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP56 |
| SN54LVTH182502AHV | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CQFP68 |
| SN54LVTH18502AHV | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CQFP68 |
| SN54LVTH182512HKC | LVT SERIES, DUAL 9-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CDFP64 |
| SN54LVTH182516HKC | LVT SERIES, 18-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CDFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN54S00J | 制造商:Texas Instruments 功能描述:NAND Gate 4-Element 2-IN Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54S00W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| SN54S02J | 制造商:Texas Instruments 功能描述: |
| SN54S03J | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:2-INPUT NAND GATE (OC) - Rail/Tube |
| SN54S04J | 制造商:Texas Instruments 功能描述:Inverter 6-Element Bipolar 14-Pin CDIP Tube 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:INVERTER 6-ELEM BIPOLAR 14CDIP - Rail/Tube 制造商:Texas Instruments 功能描述:HEX INVERTER *NIC* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。