參數(shù)資料
型號: SMJ320C31KGDM40B
廠商: TEXAS INSTRUMENTS INC
元件分類: 數(shù)字信號處理
英文描述: 32-BIT, 40 MHz, OTHER DSP, UUC132
封裝: DIE
文件頁數(shù): 29/59頁
文件大小: 1236K
代理商: SMJ320C31KGDM40B
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026G APRIL 1998 REVISED SEPTEMBER 2006
35
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
serial-port timing for SMJ320C31-50 (see Figure 26 and Figure 27)
NO.
’C31-50
UNIT
NO.
MIN
MAX
UNIT
54
td(H1H-SCK)
Delay time, H1 high to internal CLKX/R
10
ns
55
tc(SCK)
Cycle time, CLKX/R
CLKX/R ext
tc(H)x2.6
ns
55
tc(SCK)
Cycle time, CLKX/R
CLKX/R int
tc(H)x2
tc(H)x232
ns
56
tw(SCK)
Pulse duration, CLKX/R high/low
CLKX/R ext
tc(H)+10
ns
56
tw(SCK)
Pulse duration, CLKX/R high/low
CLKX/R int
[tc(SCK)/2]5
[tc(SCK)/2]+5
ns
57
tr(SCK)
Rise time, CLKX/R
6
ns
58
tf(SCK)
Fall time, CLKX/R
6
ns
59
td(C-DX)
Delay time, CLKX to DX valid
CLKX ext
24
ns
59
td(C-DX)
Delay time, CLKX to DX valid
CLKX int
16
ns
60
tsu(DR-CLKRL)
Setup time, DR before CLKR low
CLKR ext
9
ns
60
tsu(DR-CLKRL)
Setup time, DR before CLKR low
CLKR int
17
ns
61
th(CLKRL-DR)
Hold time, DR from CLKR low
CLKR ext
7
ns
61
th(CLKRL-DR)
Hold time, DR from CLKR low
CLKR int
0
ns
62
td(C-FSX)
Delay time, CLKX to internal FSX high/low
CLKX ext
22
ns
62
td(C-FSX)
Delay time, CLKX to internal FSX high/low
CLKX int
15
ns
63
tsu(FSR-CLKRL)
Setup time, FSR before CLKR low
CLKR ext
7
ns
63
tsu(FSR-CLKRL)
Setup time, FSR before CLKR low
CLKR int
7
ns
64
th(SCKL-FS)
Hold time, FSX/R input from CLKX/R low
CLKX/R ext
7
ns
64
th(SCKL-FS)
Hold time, FSX/R input from CLKX/R low
CLKX/R int
0
ns
65
tsu(FSX-C)
Setup time, external FSX before CLKX
CLKX ext
[tc(H) 8]*
[tc(SCK)/2] 10*
ns
65
tsu(FSX-C)
Setup time, external FSX before CLKX
CLKX int
[tc(H) 21]*
tc(SCK)/2*
ns
66
td(CH-DX)V
Delay time, CLKX to first DX bit, FSX
CLKX ext
24*
ns
66
td(CH-DX)V
Delay time, CLKX to first DX bit, FSX
precedes CLKX high
CLKX int
14*
ns
67
td(FSX-DX)V
Delay time, FSX to first DX bit, CLKX precedes FSX
24*
ns
68
td(CH-DXZ)
Delay time, CLKX high to DX high impedance following last
data bit
14*
ns
* This parameter is not production tested.
相關(guān)PDF資料
PDF描述
SMJ320C40KGDS50C 32-BIT, 50 MHz, OTHER DSP, UUC325
SMJ320C40TABM40/10 32-BIT, 40 MHz, OTHER DSP, UUC325
SM320C40TABS60/10 32-BIT, 60 MHz, OTHER DSP, UUC325
SMJ320C6201BGLPW20 32-BIT, 200 MHz, OTHER DSP, CBGA429
SM320C6201BGLPW20 32-BIT, 200 MHz, OTHER DSP, CBGA429
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SMJ320C40 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
SMJ320C40_08 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
SMJ320C40GFM40 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
SMJ320C40GFM50 制造商:Texas Instruments 功能描述:DSP Floating-Point 32-Bit 50MHz 25MIPS 325-Pin CPGA 制造商:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C40GFS60 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS