參數(shù)資料
型號(hào): SM320C50HFGM66
廠商: TEXAS INSTRUMENTS INC
元件分類: 數(shù)字信號(hào)處理
英文描述: 16-BIT, 66 MHz, OTHER DSP, CQFP132
封裝: TIE BAR, CERAMIC, QFP-132
文件頁(yè)數(shù): 27/35頁(yè)
文件大?。?/td> 536K
代理商: SM320C50HFGM66
l
2K × 16-Bit On-Chip Boot ROM
l 224K × 16-Bit Maximum Addressable External Memory Space (64K Program,
64K Data, 64K I/O, and 32K Global)
l 32-Bit Arithmetic Logic Unit (ALU)
32-bit Accumulator (ACC)
32-Bit Accumulator Buffer (ACCB)
l 16-Bit Parallel Logic Unit (PLU)
l
16 × 16-Bit Multiplier, 32-Bit Product
l
11 Context-Switch Registers
l Two Buffers for Circular Addressing
l
Full-Duplex Synchronous Serial Port
l
Time-Division Multiplexed Serial Port (TDM)
l Timer With Control and Counter Registers
l
16 Software Programmable Wait-State Generators
l
Divide-by-One Clock Option
l IEEE 1149.1 Boundary Scan Logic
l
Operations Are Fully Static
l
Enhanced Performance Implanted CMOS (EPICTM) 0.72-um Technology Fabricated by
Texas Instruments
l
Packaging
141-Pin Ceramic Grid Array (GFA Suffix)
132-Lead Ceramic Quad Flat Package
(HFG Suffix)
132-Lead Plastic Quad Flat Package
(PQ Suffix)
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture
EPIC and TI are trademarks of Texas Instruments Incorporated.
The SMJ320C50 digital signal processor (DSP) is a high-performance, 16-bit, fixed-point
processor manufactured in 0.72-um double-level metal CMOS technology. The SMJ320C50 is
the first DSP from TI designed as a fully static device. Full-static CMOS design contributes to
low power consumption while maintaining high performance, making it ideal for applications
such as battery-operated communications systems, satellite systems, and advanced control
algorithms.
A number of enhancements to the basic SMJ320C2x architecture give the 'C50 a minimum 2×
performance over the previous generation. A four-deep instruction pipeline, incorporating
delayed branching, delayed call to subroutine, and delayed return from subroutine, allows the
'C50 to perform instructions in fewer cycles. The addition of a parallel logic unit (PLU) gives
the 'C50 a method for manipulating bits in data memory without using the accumulator and
ALU. The 'C50 has additional shifting and scaling capability for proper alignment of
multiplicands or storage of values to data memory.
The 'C50 achieves its low-power consumption through the IDLE2 instruction. IDLE2 removes
the functional clock from the internal hardware of the 'C50, which puts it into a total-sleep
mode that uses only 7 uA. A low-logic level on an external interrupt with a duration of at least
DESCRIPTION
Back to Top
2 of 4
相關(guān)PDF資料
PDF描述
SM5272B-2 3 RF DECODER
SM5272B-3 3 RF DECODER
SM5272B-4 3 RF DECODER
SM5272B-5 3 RF DECODER
SM5272B-6 3 RF DECODER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM320C50PQI80EP 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC EP Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320C50PQM66EP 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC EP Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320C6000GDP167 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6000GDP200 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6000GDP225 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR