參數(shù)資料
型號: SLA24C64-S
廠商: INFINEON TECHNOLOGIES AG
元件分類: PROM
英文描述: 8K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
封裝: PLASTIC, DSO-8
文件頁數(shù): 5/28頁
文件大?。?/td> 367K
代理商: SLA24C64-S
SLx 24C64
Semiconductor Group
13
1999-02-02
5
Write Operations
Changing of the EEPROM data is initiated by the master with the command byte CSW.
Either one byte (Byte Write) or up to 32 byte (Page Write) are modified in one
programming procedure. Setting the Write Protection pin WP to V
CC activates the
hardware write protection and therefore any programming is suppressed. For normal
operation WP has to be set to V
SS.
5.1
Byte Write
Figure 7
Byte Write Sequence
The erase/write cycle is finished latest after 8 ms. Acknowledge polling can be used for
speed enhancement in order to detect the end of the erase/write cycle. Please refer to
chapter 5.3, Acknowledge Polling for further information.
Address Setting
After a START condition the master transmits the Chip Select
Write byte CSW. The EEPROM acknowledges the CSW byte
during the ninth clock cycle. The following two bytes AHI/ALO
with the EEPROM address (A0 to A12) are loaded into the
address counter of the EEPROM and acknowledged by the
EEPROM.
Transmission of Data
Finally the master transmits the data byte which is also
acknowledged by the EEPROM into the internal buffer.
Programming Cycle
Then the master applies a STOP condition which starts the
internal programming procedure. The data bytes are written in
the memory location addressed in the bytes AHI (A8 to A12)
and ALO (A0 to A7). The programming procedure consists of
an internally timed erase/write cycle. In the first step, the
selected byte is erased to “1”. With the next internal step, the
addressed byte is written according to the contents of the
buffer.
Command Byte
CSW
S
P
C
K
A
C
K
A
S
T
A
R
T
P
O
S
EEPROM Address
AHI
Data Byte
Bus Activity
Master
SDA Line
Bus Activity
EEPROM
IED02518
C
K
A
0
EEPROM Address
ALO
C
K
A
相關PDF資料
PDF描述
SLA3004M 1.5 A SWITCHING REGULATOR, 60 kHz SWITCHING FREQ-MAX, PZFM15
SLA4239 FPGA, 95787 GATES
SLA512Q FPGA, 119483 GATES
SLA5506 FPGA, 202675 GATES
SLA6270 FPGA, 1734 GATES
相關代理商/技術參數(shù)
參數(shù)描述
SLA24C64-S/P 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA24C64-S-3 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA24C64-S-3/P 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA250 制造商:Stellar Labs 功能描述:Stereo Amplifier - 125W RMS x 2 Channels
SLA2501M 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:3-circuit High-side Power Switch Array