參數(shù)資料
型號: SLA24C64-S
廠商: INFINEON TECHNOLOGIES AG
元件分類: PROM
英文描述: 8K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8
封裝: PLASTIC, DSO-8
文件頁數(shù): 3/28頁
文件大?。?/td> 367K
代理商: SLA24C64-S
SLx 24C64
Semiconductor Group
11
1999-02-02
4
Device Addressing and EEPROM Addressing
After a START condition, the master always transmits a command byte CSW or CSR.
After the acknowledge of the EEPROM control bytes follow, their contents and the
transmitter depend on the previous command byte. The description of the command and
control bytes is shown in table 2.
The device has an internal address counter which points to the current EEPROM
address.
The address counter is incremented
– after a data byte to be written has been acknowledged, during entry of further data
byte
– during a byte read, thus the address counter points to the following address after
reading a data byte.
The timing conventions for read and write operations are described in figures 5 and 6.
Command Byte
Selects one of the 8 addressable slave devices: The chip select
bits CS2, CS1 and CS0 (bit positions b3 to b1) are compared to their
corresponding hard wired input pins CS2, CS1 and CS0,
respectively.
Selects operation: the least significant bit b0 is low for a write
operation (Chip Select Write Command Byte, CSW) or set high for
a read operation (Chip Select Read Command Byte, CSR).
Control Bytes
Following CSW (b0 = 0): The address bytes AHI/ALO containing
the address bits A0 to A12 are transmitted by the master.
Following CSR (b0 = 1): The EEPROM transmits the read out data.
EEPROM data are read as long as the master pulls down SDA after
each byte in order to acknowledge the transfer. The read operation
is stopped by the master by releasing SDA (no acknowledge is
applied) followed by a STOP condition.
Table 2
Command and Control Byte for I
2C-Bus Addressing of Chip and EEPROM
Command
Definition
Function
b7
b6
b5
b4
b3
b2
b1
b0
CSW
1
0
1
0
CS2 CS1 CS0
0
chip select for write
CSR
1
0
1
0
CS2 CS1 CS0
1
chip select for read
AHI
0
A12
A11
A10
A9
A8
high address
ALO
A7A6A5
A4A3
A2A1A0
low address
DATA
D7
D6
D5
D4
D3
D2
D1
D0
data byte
相關(guān)PDF資料
PDF描述
SLA3004M 1.5 A SWITCHING REGULATOR, 60 kHz SWITCHING FREQ-MAX, PZFM15
SLA4239 FPGA, 95787 GATES
SLA512Q FPGA, 119483 GATES
SLA5506 FPGA, 202675 GATES
SLA6270 FPGA, 1734 GATES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SLA24C64-S/P 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA24C64-S-3 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA24C64-S-3/P 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:64 Kbit 8192 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA250 制造商:Stellar Labs 功能描述:Stereo Amplifier - 125W RMS x 2 Channels
SLA2501M 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:3-circuit High-side Power Switch Array