
Chapter 13 FlexRay Communication Controller (FLEXRAY)
MC9S12XF - Family Reference Manual, Rev.1.19
Freescale Semiconductor
603
(SSCCRn.VFR | SSCCRn.SYF | SSCCRn.NUF | SSCCRn.SUF) // count on frame condition
= 1;
and
((~SSCCRn.VFR | vSS!ValidFrame) & // valid frame restriction
(~SSCCRn.SYF | vRF!Header!SyFIndicator) & // sync frame indicator restriction
(~SSCCRn.NUF | ~vRF!Header!NFIndicator) & // null frame indicator restriction
(~SSCCRn.SUF | vRF!Header!SuFIndicator)) // startup frame indicator restriction
= 1;
NOTE
The indicator bits SYF, NUF, and SUF are valid only when a valid frame
was received. Thus it is required to set the VFR always, whenever count on
frame condition is used.
2. slot related condition:
((SSCCRn.STATUSMASK[3] & vSS!ContentError) | // increment on content error
(SSCCRn.STATUSMASK[2] & vSS!SyntaxError) | // increment on syntax error
(SSCCRn.STATUSMASK[1] & vSS!BViolation) | // increment on boundary violation
(SSCCRn.STATUSMASK[0] & vSS!TxConict)) // increment on transmission conict
= 1;
If the slot status counter is in single cycle mode, i.e. SSCCRn.MCY = 0, the internal slot status counter
SSCRn_INT is reset at each cycle start. If the slot status counter is in the multicycle mode, i.e.
SSCCRn.MCY = 1, the counter is not reset and incremented, until the maximum value is reached.
13.6.18.5 Message Buffer Slot Status Field
Each individual message buffer and each FIFO message buffer provides a slot status eld, which provides
the information shown in
Table 13-113 for the static/dynamic slot. The update conditions for the slot status
eld depend on the message buffer type. Refer to the Message Buffer Update Sections in
Section 13.6.6,13.6.19 Interrupt Support
The FlexRay block provides 76 individual interrupt sources and ve combined interrupt sources.
13.6.19.1 Individual Interrupt Sources
13.6.19.1.1
Message Buffer Interrupts
The FlexRay block provides 32 message buffer interrupt sources.
Each individual message buffer provides an interrupt ag MBCCSn.MBIF and an interrupt enable bit
MBCCSn.MBIE. The FlexRay block sets the interrupt ag when the slot status of the message buffer was
updated. If the interrupt enable bit is asserted, an interrupt request is generated.