
Chapter 13 FlexRay Communication Controller (FLEXRAY)
MC9S12XF - Family Reference Manual, Rev.1.19
Freescale Semiconductor
537
13.5.2.67 Message Buffer Cycle Counter Filter Registers (MBCCFRn)
Write: POC:cong or MB_DIS
This register contains message buffer conguration data for the transmission mode, the channel
assignment, and for the cycle counter ltering. For detailed information on cycle counter ltering, refer to
1
LCKS
Lock Status — This status bit indicates the current lock status of the message buffer.
0 Message buffer is not locked by the application.
1 Message buffer is locked by the application.
0
MBIF
Message Buffer Interrupt Flag — The semantic of this ag depends on the message buffer transfer direction.
Receive Message Buffer: This ag is set when the slot status in the message buffer header eld was updated
detailed description of the update conditions.
0 slot status not updated
1 slot status updated and slot was not an empty dynamic slot
Transmit Message Buffer: This ag is set when the slot status in the message buffer header eld was updated.
Additionally this ag is set immediately when a transmit message buffer was enabled.
0 slot status not updated
1 slot status updated / message buffer just enabled
Module Base + 0x0102 (MBCCFR0)
Module Base + 0x010A (MBCCFR1)
...
Module Base + 0x01FA (MBCCFR31)
15
14
13
12
11
10
9876543210
R
MTM
CHA
CHB CCFE
CCFMSK
CCFVAL
W
Reset
-
-----------
Figure 13-97. Message Buffer Cycle Counter Filter Registers (MBCCFRn)
Table 13-79. MBCCFRn Field Descriptions
Field
Description
15
MTM
Message Buffer Transmission Mode — This control bit applies only to transmit message buffers and denes
the transmission mode.
0 Event transmission mode
1 State transmission mode
14–13
CHA
CHB
Channel Assignment — These control bits dene the channel assignment and control the receive and transmit
behavior of the message buffer according to Table 13-80.
12
CCFE
Cycle Counter Filtering Enable — This control bit is used to enable and disable the cycle counter ltering.
0 Cycle counter ltering disabled
1 Cycle counter ltering enabled
Table 13-78. MBCCSRn Field Descriptions (Sheet 3 of 3)
Field
Description