
Chapter 20 Pulse Width Modulator with Fault Protection (PMF15B6C) Module
MC9S12XF - Family Reference Manual, Rev.1.19
928
Freescale Semiconductor
20.3.2.30 PMF Enable Control C Register (PMFENCC)
Read anytime and write only if MTG is set.
20.3.2.31 PMF Frequency Control C Register (PMFFQCC)
Read anytime and write only if MTG is set.
Address: $0030
76543210
R
PWMENC
00000
LDOKC
PWMRIEC
W
Reset
0
00000
= Unimplemented or Reserved
Figure 20-36. PMF Enable Control C Register (PMFENCC)
Table 20-32. PMFENCC Field Descriptions
Field
Description
7
PWMENC
PWM Generator C Enable — If MTG is clear, this bit reads zero and cannot be written.
If MTG is set, this bit when set enables the PWM generator C and the PWM4 and PWM5 pins. When PWMENC
is clear, PWM generator C is disabled, and the PWM4 and PWM5 pins are in their inactive states unless the
OUTCTL4 and OUTCTL5 bits are set.
0 PWM generator C and PWM4–5 pins disabled unless the respective OUTCTL bit is set.
1 PWM generator C and PWM4–5 pins enabled.
1
LDOCKC
Load Okay C — If MTG is clear, this bit reads zero and can not be written.
If MTG is set, this bit loads the PRSCC bits, the PMFMODC register and the PWMVAL4–5 registers into a set of
buffers. The buffered prescaler divisor C, PWM counter modulus C value, PWM4–5 pulse widths take effect at
the next PWM reload.
Set LDOKC by reading it when it is logic zero and then writing a logic one to it. LDOKC is automatically cleared
after the new values are loaded, or can be manually cleared before a reload by writing a logic zero to it. Reset
clears LDOKC.
0 Do not load new modulus C, prescaler C, and PWM4–5 values.
1 Load prescaler C, modulus C, and PWM4–5 values.
Note: Do not set PWMENC bit before setting the LDOKC bit and do not clear the LDOKC bit at the same time
as setting the PWMENC bit.
0
PWMRIEC
PWM Reload Interrupt Enable C — If MTG is clear, this bit reads zero and cannot be written.
If MTG is set, this bit enables the PWMRFC ag to generate CPU interrupt requests.
0 PWMRFC CPU interrupt requests disabled
1 PWMRFC CPU interrupt requests enabled
Address: $0031
76543210
R
LDFQC
HALFC
PRSCC
PWMRFC
W
Reset
0
00000
Figure 20-37. PMF Frequency Control C Register (PMFFQCC)