- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98078 > SC16C550IB48,128 (NXP SEMICONDUCTORS) 1 CHANNEL(S), 3M bps, SERIAL COMM CONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | SC16C550IB48,128 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 3M bps, SERIAL COMM CONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-313-2, LQFP-48 |
| 文件頁數(shù)： | 52/52頁 |
| 文件大小： | 639K |
| 代理商： | SC16C550IB48,128 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁
Philips Semiconductors
SC16C550
UART with 16-byte FIFO and IrDA encoder/decoder
Product data
Rev. 05 — 19 June 2003
9 of 52
9397 750 11619
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
[1]
In sleep mode, XTAL2 is left oating.
6.
Functional description
The SC16C550 provides serial asynchronous receive data synchronization,
parallel-to-serial and serial-to-parallel data conversions for both the transmitter and
receiver sections. These functions are necessary for converting the serial data
stream into parallel data that is required with digital data systems. Synchronization for
the serial data stream is accomplished by adding start and stop bits to the transmit
data to form a data character (character orientated protocol). Data integrity is insured
by attaching a parity bit to the data character. The parity bit is checked by the receiver
for any transmission bit errors. The SC16C550 is fabricated with an advanced CMOS
process to achieve low drain power and high speed requirements.
The SC16C550 is an upward solution that provides 16 bytes of transmit and receive
FIFO memory, instead of none in the 16C450. The SC16C550 is designed to work
with high speed modems and shared network environments that require fast data
processing time. Increased performance is realized in the SC16C550 by the larger
transmit and receive FIFOs. This allows the external processor to handle more
networking tasks within a given time. In addition, the four selectable levels of FIFO
trigger interrupt and automatic hardware/software ow control is uniquely provided for
maximum data throughput performance, especially when operating in a multi-channel
environment. The combination of the above greatly reduces the bandwidth
requirement of the external controlling CPU, increases performance, and reduces
power consumption.
The SC16C550 is capable of operation up to 3 Mbits/s with a 48 MHz external clock
input (at 5 V).
The rich feature set of the SC16C550 is available through internal registers.
Automatic hardware/software ow control, selectable receive FIFO trigger level,
selectable TX and RX baud rates, infrared encoder/decoder interface, modem
interface controls, and a sleep mode are some of these features. MCR[5] provides an
efcient hardware auto-ow control.
VCC
44
42
40
Power 2.5 V, 3.3 V or 5 V supply voltage.
VSS
22
18
20
Power Ground voltage.
IOW, IOW
20, 21
16, 17
18, 19
I
Write inputs. When either IOW or IOW is active (LOW or HIGH,
respectively) and while the UART is selected, the CPU is allowed to
write control words or data into a selected UART register. Only one of
these inputs is required to transfer data during a write operation; the
other input should be tied to its inactive level (i.e., IOW tied LOW or
IOW tied HIGH).
XTAL1
18
14
16
I
Crystal connection or External clock input.
XTAL2[1]
19
15
17
O
Crystal connection or the inversion of XTAL1 if XTAL1 is driven.
Table 2:
Pin description…continued
Symbol
Pin
Type
Description
PLCC44 LQFP48 DIP40
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC16C654IB64,128 | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQFP64 |
| SC16C654IA68,512 | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68 |
| SC18005CQ | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 |
| SC18IS600IBS,151 | I2C BUS CONTROLLER, PQCC24 |
| SC18IS600IBS | I2C BUS CONTROLLER, PQCC24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C550IN40 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Asynchronous Receiver/Transmitter (UART) with 16-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C550IN40,112 | 功能描述:IC UART SINGLE W/FIFO 40-DIP RoHS:是 類別:集成電路 (IC) >> 接口 - UART（通用異步接收器/發(fā)送器） 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 特點:* 通道數(shù):2，DUART FIFO's:16 字節(jié) 規(guī)程:RS232，RS485 電源電壓:2.25 V ~ 5.5 V 帶并行端口:- 帶自動流量控制功能:是 帶IrDA 編碼器/解碼器:是 帶故障啟動位檢測功能:是 帶調(diào)制解調(diào)器控制功能:是 帶CMOS:是 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:托盤 其它名稱:XR16L2551IM-F-ND |
| SC16C554 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad UART with 16-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C554B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs |
| SC16C554B_10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.) with 16-byte FIFOs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。