- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385813 > SAA7188A (NXP Semiconductors N.V.) Digital Video Encoder (DENC2-M)(數(shù)字視頻編碼器(DENC2-M)) PDF資料下載
參數(shù)資料
| 型號： | SAA7188A |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital Video Encoder (DENC2-M)(數(shù)字視頻編碼器(DENC2-M)) |
| 中文描述： | 數(shù)字視頻編碼器（DENC2米）（數(shù)字視頻編碼器（DENC2米）） |
| 文件頁數(shù)： | 4/36頁 |
| 文件大?。?/td> | 252K |
| 代理商： | SAA7188A |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
1996 Jul 08
4
Philips Semiconductors
Preliminary specification
Digital Video Encoder (DENC2-M)
SAA7188A
PINNING
SYMBOL
PIN
DESCRIPTION
V
SSD1
DP4
DP5
DP6
DP7
RCV1
1
2
3
4
5
6
digital ground 1
Upper 4 bits of the Data Port. If pin 68 (SEL_MPU) is HIGH, this is the data bus of the parallel
MPU interface. If it is LOW, they are the UV lines of the Video Port.
Raster Control 1 for Video port. Depending on the synchronization mode, this pin
receives/provides a VS/FS/FSEQ signal.
Raster Control 2 for Video port. Depending on the synchronization mode, this pin
receives/provides an HS/HREF/CBL signal.
digital ground 2
RCV2
7
V
SSD2
VP0
VP1
VP2
VP3
VP4
VP5
VP6
VP7
V
DDD1
SEL_ED
V
SSD3
MP7
MP6
MP5
MP4
MP3
MP2
MP1
MP0
V
SSD4
RCM1
RCM2
KEY
OSD0
OSD1
OSD2
V
SSD5
CDIR
8
9
Video Port. This is an input for CCIR 656 compatible, multiplexed video data. If the 16-bit
DIG-TV2 format is used, this is the Y data.
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
digital supply voltage 1
Select Encoder Data. Selects data either from MPEG port or from video port as encoder input.
digital ground 3
MPEG Port. It is an input for CCIR 656 style multiplexed YUV data.
digital ground 4
Raster Control 1 for MPEG port. This pin provides a VS/FS/FSEQ signal.
Raster Control 2 for MPEG port. This pin provides an HS pulse for the MPEG decoder.
Key signal for OSD. It is active HIGH.
On-Screen Display data. This is the index for the internal OSD look-up table.
digital ground 5
Clock direction. If the CDIR input is HIGH, the circuit receives a clock signal, otherwise LLC
and CREF are generated by the internal crystal oscillator.
digital supply voltage 2
V
DDD2
37
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7201 | Integrated MPEG2 AVG Decoder(綜合MPEG音頻視頻圖表譯碼器) |
| SAA7201H | Integrated MPEG2 AVG decoder |
| SAA7212 | Integrated MPEG2 AVG Decoder(綜合MPEG音頻視頻圖表譯碼器) |
| SAA7212H | Integrated MPEG AVG decoder |
| SAA7219 | MPEG2 Transport RISC Processor(MPEG2 傳送RISC處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7188AWP | 制造商:NXP Semiconductors 功能描述:COLOR SIGNAL ENCODER, PQCC68 |
| SAA7191B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Multistandard Colour Decoder, Square Pixel DMSD-SQP |
| SAA7191WP | 制造商:NXP Semiconductors 功能描述:7191WP |
| SAA7192A/AA68A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Image Processor |
| SAA7192AWP | 制造商:NXP Semiconductors 功能描述:IMAGE PROCESSOR, 68 Pin, Plastic, PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。