參數(shù)資料
型號: S29GL512N
廠商: Spansion Inc.
英文描述: Replaced by PTB78560C :
中文描述: MirrorBit閃存系列
文件頁數(shù): 84/110頁
文件大?。?/td> 2624K
代理商: S29GL512N
84
S29GLxxxN MirrorBitTM Flash Family
27631A4 May 13, 2004
A d v a n c e I n f o r m a t i o n
When the time-out period is complete, DQ3 switches from a “0” to a “1.” If the
time between additional sector erase commands from the system can be as-
sumed to be less than 50 μs, the system need not monitor DQ3. See also the
Sector Erase Command Sequence section.
After the sector erase command is written, the system should read the status of
DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted
the command sequence, and then read DQ3. If DQ3 is “1,” the Embedded Erase
algorithm has begun; all further commands (except Erase Suspend) are ignored
until the erase operation is complete. If DQ3 is “0,” the device will accept addi-
tional sector erase commands. To ensure the command has been accepted, the
system software should check the status of DQ3 prior to and following each sub-
sequent sector erase command. If DQ3 is high on the second status check, the
last command might not have been accepted.
Table
14
shows the status of DQ3 relative to the other status bits.
DQ1: Write-to-Buffer Abort
DQ1 indicates whether a Write-to-Buffer operation was aborted. Under these
conditions DQ1 produces a “1”. The system must issue the Write-to-Buffer-Abort-
Reset command sequence to return the device to reading array data. See Write
Buffer section for more details.
Table 14. Write Operation Status
Notes:
1. DQ5 switches to ‘1’ when an Embedded Program, Embedded Erase, or Write-to-Buffer operation has exceeded the
maximum timing limits. Refer to the section on DQ5 for more information.
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for
further details.
3. The Data# Polling algorithm should be used to monitor the last loaded write-buffer address location.
4. DQ1 switches to ‘1’ when the device has aborted the write-to-buffer operation
Status
DQ7
( Note 2)
DQ6
DQ5
( Note 1)
DQ3
DQ2
( Note 2)
DQ1
RY/
BY#
Standard
Mode
Embedded Program Algorithm
DQ7#
Toggle
0
N/A
No toggle
0
0
Embedded Erase Algorithm
0
Toggle
0
1
Toggle
N/A
0
Program
Suspend
Mode
Program-
Suspend
Read
Program-Suspended
Sector
Invalid (not allowed)
1
Non-Program
Suspended Sector
Data
1
Erase
Suspend
Mode
Erase-
Suspend
Read
Erase-Suspended
Sector
1
No toggle
0
N/A
Toggle
N/A
1
Non-Erase
Suspended Sector
Data
1
Erase-Suspend-Program
(Embedded Program)
DQ7#
Toggle
0
N/A
N/A
N/A
0
Write-to-
Buffer
Busy (Note 3)
DQ7#
Toggle
0
N/A
N/A
0
0
Abort (Note 4)
DQ7#
Toggle
0
N/A
N/A
1
0
相關(guān)PDF資料
PDF描述
S29JL032H60TFI210 32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H70TFI313 32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H70TFI320 32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H70TFI321 32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H70TFI322 32M BIT CMOS 3.0V FLASH MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29GL512N10FFI010 制造商:Spansion 功能描述:512M FLASH MEMORY 3V SPI 29GL512
S29GL512N10FFI020 制造商:Spansion 功能描述:512M FLASH MEMORY 3V SPI 29GL512
S29GL512N10TAI01 制造商:Spansion 功能描述:
S29GL512N10TFI010 制造商:Spansion 功能描述:NOR Flash Parallel 3.3V 512Mbit 64M/32M x 8bit/16bit 100ns 56-Pin TSOP Tray 制造商:Spansion 功能描述:Flash - NOR IC
S29GL512N10TFI013 制造商:Spansion 功能描述:NOR Flash Parallel 3.3V 512Mbit 64M/32M x 8bit/16bit 100ns 56-Pin TSOP T/R