參數(shù)資料
型號(hào): S29GL512N
廠(chǎng)商: Spansion Inc.
英文描述: Replaced by PTB78560C :
中文描述: MirrorBit閃存系列
文件頁(yè)數(shù): 81/110頁(yè)
文件大小: 2624K
代理商: S29GL512N
May 13, 2004 27631A4
S29GLxxxN MirrorBitTM Flash Family
81
A d v a n c e I n f o r m a t i o n
DQ6: Toggle Bit I
Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm
is in progress or complete, or whether the device has entered the Erase Suspend
mode. Toggle Bit I may be read at any address, and is valid after the rising edge
of the final WE# pulse in the command sequence (prior to the program or erase
operation), and during the sector erase time-out.
During an Embedded Program or Erase algorithm operation, successive read cy-
cles to any address cause DQ6 to toggle. The system may use either OE# or CE#
to control the read cycles. When the operation is complete, DQ6 stops toggling.
After an erase command sequence is written, if all sectors selected for erasing
are protected, DQ6 toggles for approximately 100 μs, then returns to reading
array data. If not all selected sectors are protected, the Embedded Erase algo-
rithm erases the unprotected sectors, and ignores the selected sectors that are
protected.
The system can use DQ6 and DQ2 together to determine whether a sector is ac-
tively erasing or is erase-suspended. When the device is actively erasing (that is,
the Embedded Erase algorithm is in progress), DQ6 toggles. When the device en-
ters the Erase Suspend mode, DQ6 stops toggling. However, the system must
also use DQ2 to determine which sectors are erasing or erase-suspended. Alter-
natively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).
If a program address falls within a protected sector, DQ6 toggles for approxi-
mately 1 μs after the program command sequence is written, then returns to
reading array data.
DQ6 also toggles during the erase-suspend-program mode, and stops toggling
once the Embedded Program algorithm is complete.
Table
14
shows the outputs for Toggle Bit I on DQ6. Figure 6 shows the toggle bit
algorithm. Figure 18 in the “AC Characteristics” section shows the toggle bit tim-
ing diagrams. Figure 19 shows the differences between DQ2 and DQ6 in graphical
form. See also the subsection on DQ2: Toggle Bit II.
相關(guān)PDF資料
PDF描述
S29JL032H60TFI210 32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H70TFI313 32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H70TFI320 32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H70TFI321 32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H70TFI322 32M BIT CMOS 3.0V FLASH MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29GL512N10FFI010 制造商:Spansion 功能描述:512M FLASH MEMORY 3V SPI 29GL512
S29GL512N10FFI020 制造商:Spansion 功能描述:512M FLASH MEMORY 3V SPI 29GL512
S29GL512N10TAI01 制造商:Spansion 功能描述:
S29GL512N10TFI010 制造商:Spansion 功能描述:NOR Flash Parallel 3.3V 512Mbit 64M/32M x 8bit/16bit 100ns 56-Pin TSOP Tray 制造商:Spansion 功能描述:Flash - NOR IC
S29GL512N10TFI013 制造商:Spansion 功能描述:NOR Flash Parallel 3.3V 512Mbit 64M/32M x 8bit/16bit 100ns 56-Pin TSOP T/R