參數(shù)資料
型號(hào): S29GL128N11FAIVH0
廠商: SPANSION LLC
元件分類: PROM
英文描述: 16M X 16 FLASH 3V PROM, 110 ns, PBGA64
封裝: 10 X 13 MM, 1 MM PITCH, FBGA-64
文件頁(yè)數(shù): 37/74頁(yè)
文件大?。?/td> 1593K
代理商: S29GL128N11FAIVH0
40
S29GL-N
S29GL-N_01_A0 May 1, 2006
Da ta
Sh e e t
Figure 10.3 Program Suspend/Program Resume
10.7
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical erase. The system is not required to provide any
controls or timings during these operations. Table 11.1 on page 46 and Table 11.3 on page 48 show the
address and data requirements for the chip erase command sequence.
When the Embedded Erase algorithm is complete, the device returns to the read mode and addresses are no
longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2.
Refer to Write Operation Status on page 50 for information on these status bits.
Any commands written during the chip erase operation are ignored, including erase suspend commands.
However, note that a hardware reset immediately terminates the erase operation. If that occurs, the chip
erase command sequence should be reinitiated once the device has returned to reading array data, to ensure
data integrity.
Figure 10.4 on page 41 illustrates the algorithm for the erase operation. Note that the Secured Silicon
Sector, autoselect, and CFI functions are unavailable when an erase operation in is progress. Refer to
Program Operation
or Write-to-Buffer
Sequence in Progress
Write Program Suspend
Command Sequence
Command is also valid for
Erase-suspended-program
operations
Autoselect and SecSi Sector
read operations are also allowed
Data cannot be read from erase- or
program-suspended sectors
Write Program Resume
Command Sequence
Read data as
required
Done
reading?
No
Yes
Write address/data
XXXh/30h
Device reverts to
operation prior to
Program Suspend
Write address/data
XXXh/B0h
Wait 15
μs
相關(guān)PDF資料
PDF描述
S29GL128N11FFIVH2 16M X 16 FLASH 3V PROM, 110 ns, PBGA64
S29JL032J70TFI213 2M X 16 FLASH 3V PROM, 70 ns, PDSO48
S29PL032J65BFI150 2M X 16 FLASH 3V PROM, 65 ns, PBGA56
S29PL127J70BFI000 8M X 16 FLASH 3V PROM, 70 ns, PBGA80
S29XS064R0PBHW010 4M X 16 FLASH 1.8V PROM, 80 ns, PBGA44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29GL128N11FFA010 制造商:Spansion 功能描述:
S29GL128N11FFA013 制造商:Spansion 功能描述:
S29GL128N11FFI010 制造商:Spansion 功能描述:Flash - NOR IC
S29GL128N11FFI020 制造商:Spansion 功能描述: 制造商:Spansion 功能描述:Flash - NOR IC
S29GL128N11FFIIH0 制造商:Spansion 功能描述:NOR Flash Parallel 3V/3.3V 128Mbit 16M/8M x 8bit/16bit 110ns 64-Pin Fortified BGA Tray