
RC5040
PRODUCT SPECIFICATION
2
Pin Assignments
Pin Definitions
Pin Number
1
Pin Name
CEXT
Pin Function Description
Oscillator capacitor connection.
the internal oscillator frequency from 200 KHz to 1 MHz. Layout of this pin is critical
to system performance. See Application Information for details.
Output Enable.
Open collector/TTL input. Logic LOW will disable output. A 10K
internal pull-up resistor assures correct operation if pin is left unconnected.
Power Good output flag.
Open collector output will be at logic HIGH under normal
operation. Logic LOW indicates output voltage is not within
High side current feedback.
Pins short 4 and 5 are used as the inputs for the
current feedback control loop and as the short circuit current sense points. Layout
of these traces is critical to system performance. See Application Information for
details.
Voltage feedback.
Pin 5 is used as the input for the voltage feedback control loop
and as the low side current feedback input. Layout of this trace is critical to system
performance. See Application Information for details.
Analog V
CC
.
Connect to system 5V supply and decouple to ground with 0.1
ceramic capacitor.
Digital V
CC
.
Connect to system 5V supply and decouple to ground with 4.7
tantalum capacitor.
Power V
CC
for low side FET driver.
Connect to system 5V supply.
Low side FET driver output.
Connect this pin to the gate of the N-channel
MOSFET M3 in Figure 2. The trace from this pin to the MOSFET gate should be as
short as possible (less than 0.5"). See Application Information for details.
Power ground.
Return pin for high currents flowing in pins 12 and 13 (HIDRV and
VCCQP). Connect to low impedance ground. See Application Information for
details.
High side FET driver output.
Connect this pin to the gate of the N-channel
MOSFETs M1 and M2 in Figures 1 and 2. The trace from this pin to the MOSFET
gates should be kept as short as possible (less than 0.5"). See Application
Information for details.
Power V
CC
for high side FET driver.
VCCQP must be connected to a voltage of
at least VCCA + V
GS,ON
(M1). See Application Information for details.
Digital ground.
Return path for digital logic. This pin should be connected to
system ground so that ground loops are avoided. See Application Information for
details.
Connecting an external capacitor to this pin sets
2
ENABLE
W
3
PWRGD
±
10% of nominal.
4
IFB
5
VFB
6
VCCA
m
F
7
VCCD
m
F
8
9
VCCP
LODRV
10, 11
GNDP
12
HIDRV
13
VCCQP
14
GNDD
1
2
3
4
5
6
8
7
VID0
VID1
VID2
VID3
VREF
GNDA
GNDD
VCCQP
HIDRV
20
19
18
17
16
15
13
9
12
10
11
14
CEXT
ENABLE
PWRGD
IFB
VFB
VCCA
VCCD
VCCP
LODRV
GNDP
GNDP
65-5040-02