參數(shù)資料
型號(hào): PSD813F
廠商: 意法半導(dǎo)體
英文描述: Flash In-System-Programmable Microcontroller Peripherals(閃速,在系統(tǒng)可編程微控制器外圍器件,1M位閃速存儲(chǔ)器,256K位EEPROM,16K位SRAM)
中文描述: Flash在系統(tǒng)可編程微控制器外圍設(shè)備(閃速,在系統(tǒng)可編程微控制器外圍器件,100萬(wàn)位閃速存儲(chǔ)器,256K位的EEPROM,16K的位的SRAM)
文件頁(yè)數(shù): 26/130頁(yè)
文件大小: 650K
代理商: PSD813F
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
PSD813F Famly
Prelimnary
22
9.1.1.6 Writing to the Optional EEPROM
Data may be written a byte at a time to the EEPROM using simple write operations, much
like writing to an SRAM. Unlike SRAM though, the completion of each byte write must be
checked before the next byte is written. To speed up this process, the PSD813F offers a
Page write feature to allow writing of several bytes before checking status.
To prevent inadvertent writes to EEPROM, the PSD813F offers a Software Data Protect
(SDP) mode. Once enabled, SDP forces the MCU to “unlock” the EEPROM before altering
its contents, much like Flash memory programming.
9.1.1.6.1 Write a Byte to EEPROM
A write operation is initiated when an EEPROM select signal (EESi) is true and the write
strobe signal (wr) into the PSD813F is true. If the PSD813F detects no additional writes
within 120 μsec, an internal storage operation is initiated. Internal storage to EEPROM
memory technology typically takes a few milliseconds to complete.
The status of the write operation is obtained by the MCU reading the Data Polling or Toggle
bits (as detailed in section 9.1.1.5), or the Ready/Busy output pin (section 9.1.1.2).
Keep in mind that the MCU does not need to erase a location in EEPROM before writing it.
Erasure is performed automatically as an internal process.
9.1.1.6.2 Write a Page to EEPROM
Writing data to EEPROM using page mode is more efficient than writing one byte at a
time. The PSD813F EEPROM has a 64 byte volatile buffer that the MCU may fill before an
internal EEPROM storage operation is initiated. Page mode timing approaches a 64:1
advantage over the time it takes to write individual bytes.
To invoke page mode, the MCU must write to EEPROM locations within a single page, with
no more than 120 μsec between individual byte writes. A single page means that address
lines A14 to A6 must remain constant. The MCU may write to the 64 locations on a page in
any order, which is determined by address lines A5 to A0. As soon as 120 μsec have
expired after the last page write, the internal EEPROM storage process begins and the
MCU checks programming status. Status is checked the same way it is for byte writes,
described above.
Note:
be aware that if the upper address bits (A14 to A6) change during page write
operations, loss of data may occur. Ensure that all bytes for a given page have
been successfully stored in the EEPROM before proceeding to the next page. Correct
management of MCU interrupts during EEPROM page write operations is essential.
9.1.1.6.3 EEPROM Software Data Protect (SDP)
The SDP feature is useful for protecting the contents of EEPROM from inadvertent write
cycles that may occur during uncontrolled MCU bus conditions. These may happen if the
application software gets lost or when V
CC
is not within normal operating range.
Instructions from the MCU are used to enable and disable SDP mode (see Table 9). Once
enabled, the MCU must write an instruction sequence to EEPROM before writing data
(much like writing to Flash memory). SDP mode can be used for both byte and page writes
to EEPROM. The device will remain in SDP mode until the MCU issues a valid SDP disable
instruction.
PSD813F devices are shipped with SDP mode disabled. However, within PSDsoft, SDP
mode may be enabled as part of programming the device with a device programmer
(PSDpro).
The
PSD813F
Functional
Blocks
(cont.)
相關(guān)PDF資料
PDF描述
PSD813FH(中文) Field Programmble Microcontroller Peripherals With Flash Memory(帶閃存的現(xiàn)場(chǎng)可編程微控制器)
PSD813FN(中文) Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場(chǎng)可編程微控制器)
PSD813FN Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場(chǎng)可編程微控制器)
PSD813FH Field Programmble Microcontroller Peripherals With Flash Memory(帶閃存的現(xiàn)場(chǎng)可編程微控制器)
PSD82 Three Phase Rectifier Bridges
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD813F1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F1A 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash in-system programmable (ISP) peripherals for 8-bit MCUs, 5 V
PSD813F1-A 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD813F1A-12J 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V
PSD813F1-A-12JI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs