- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368232 > PSD813F (意法半導(dǎo)體) Flash In-System-Programmable Microcontroller Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD813F |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Flash In-System-Programmable Microcontroller Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲(chǔ)器，256K位EEPROM，16K位SRAM) |
| 中文描述： | Flash在系統(tǒng)可編程微控制器外圍設(shè)備（閃速，在系統(tǒng)可編程微控制器外圍器件，100萬(wàn)位閃速存儲(chǔ)器，256K位的EEPROM，16K的位的SRAM） |
| 文件頁(yè)數(shù)： | 126/130頁(yè) |
| 文件大?。?/td> | 650K |
| 代理商： | PSD813F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)當(dāng)前第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
PSD813F Family
Preliminary
122
Temporary
Exceptions to
Specifications
The following information describes exceptions to specifications contained in this data
sheet. These exceptions will be corrected in future releases of PSD813F products. Please
note the device markings for which these exceptions apply.
For PSD813F devices marked
“
ES3
”
on the topside, the following specification
exceptions apply.
1. The
“
TURBO OFF
”
adder parameter has changed (5V ZPSD813Fx devices only).
Normal Operation
–
When the 5V ZPSD813F device is operated in non-turbo mode, the
amount of propagation delay in the CPLD, and the memory access times, are increased
by the
“
TURBO OFF
”
adder parameter of 10 nsec, as listed throughout the AC/DC
Parameter section.
Discrepancy
–
The value of the
“
TURBO OFF
”
adder for 5V ZPSD813F devices
has increased from 10 nsec to 15 nsec. When viewing the 5V AC/DC Parameter
specifications, replace any occurrence of 10 nsec for the
“
TURBO OFF
”
adder
parameter with 15 nsec.
2. The User Code feature of IEEE 1149.1 is not supported via the PSD JTAG channel.
(PSD813Fx, ZPSD813Fx, and ZPSD813FxV devices)
Normal Operation
–
The PSD813F provides 32 bits of non-volatile memory
(User Code), to allow the user to store information. Typical uses are product ID,
product software revision information, etc. Read and Write access is available through
a stand-alone device programmer (like PSDpro) or the IEEE 1149.1 JTAG channel.
The microcontroller does not have access.
Discrepancy
–
The user code information cannot be accessed through the PSD JTAG
channel. However, it can be accessed using a device programmer (like PSDpro).
3. Initial enabling of Software Data Protect (SDP) mode requires writing data to a
reserved memory space. (PSD813F1 and ZPSD813F1 only)
Normal Operation
–
The Software Data Protect (SDP) mode for EEPROM can be set
when the microcontroller (MCU) writes a three byte command sequence to the EEPROM
per Table 9. Once SDP mode is set, any further writes to EEPROM must be proceeded
by these same three command bytes to
“
unlock
”
the EEPROM per Figure 3. This offers
data protection much like that of flash memory.
SDP mode may be enabled when the MCU initializes the system, and left on all the time
for maximum protection. Alternately, SDP mode may be disabled before writing blocks of
data to EEPROM, and enabled after writing. This method still offers good protection
without the time penalty of writing AAh, 55h, A0h before each set of data.
The MCU can enable SDP mode by either of two methods:
1) write three command bytes and no data (AAh,55h, A0h) as shown in table 9.
2) write three command bytes followed by one or more actual data bytes to be written
into the EEPROM (AAh, 55h, A0h, data1, data2, .... data64), also shown in Table 9
SDP mode is controlled by a programmable non-volatile (NVM) bit inside the PSD.
Once SDP mode is enabled, it will stay enabled until the MCU or a device programmer
erases the NVM bit. PSD813F devices are shipped from Waferscale with SDP mode
not enabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD813FH(中文) | Field Programmble Microcontroller Peripherals With Flash Memory(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
| PSD813FN(中文) | Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
| PSD813FN | Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
| PSD813FH | Field Programmble Microcontroller Peripherals With Flash Memory(帶閃存的現(xiàn)場(chǎng)可編程微控制器) |
| PSD82 | Three Phase Rectifier Bridges |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD813F1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F1A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash in-system programmable (ISP) peripherals for 8-bit MCUs, 5 V |
| PSD813F1-A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F1A-12J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable (ISP) Peripherals for 8-bit MCUs, 5V |
| PSD813F1-A-12JI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。