- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368231 > PSD612E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) PDF資料下載
參數(shù)資料
| 型號： | PSD612E1 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備和嵌入式微-細(xì)胞（可編程邏輯，4K的位的SRAM，26我個可編程輸入/輸出，通用PLD的有63個輸入） |
| 文件頁數(shù)： | 40/84頁 |
| 文件大?。?/td> | 426K |
| 代理商： | PSD612E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
PSD6XX Family
11-40
Port Operating Modes
The I/O Ports have several modes of operation as shown in Table 21. The mode may be
selected using the PSDabel tool and programmed into the device using Non-Volatile
Memory (NVM) that is active when power is applied and cannot be altered unless the
device is reprogrammed. If a mode is not defined in PSDsoft, then other modes can be
set by the microcontroller writing to the Port configuration registers. The PLD I/O, Data Port
and Address Input modes are NVM configurations. The other modes are initiated by the
microcontroller.
If the NVM modes are not selected, the port can be altered dynamically between MCU I/O
or Address Out modes by writing to the Control Register. Each bit of the eight-bit Control
Register may store a “1”, setting its respective bit in the port to MCU I/O, or to a “0”, setting
it to Address Out. The Direction Register or the output enable product term determine if the
pin is input or output.
Table 21 summarizes the operating modes of the I/O ports. Not all the functions are
available to every port. Table 22 shows how and where the different modes are configured.
Port Mode
Port A
Port B
Port C
Port D
MCU I/O
Yes
Yes
Yes
Yes
PLD I/O
McellAB Outputs
McellC Outputs
ECSPLD Outputs
ZPLD Inputs
PA7–4
No
PA3–0
Yes
PB7–4
No
PB3–0
Yes
No
PC7–3, 1–0
No
Yes
No
No
PD2–0
Yes
Address Out
Yes (A7–0)
Yes (A7–0,
A15–8)
No
No
Address In
Yes
Yes
Yes
No
Data Port
Yes (D7–0)
Yes (D15–8)
No
No
Open Drain
Yes (PA7–4)
Yes (PB7–4)
Yes
No
Slew Rate
Yes (PA3–0)
Yes (PB3–0)
No
Yes
Peripheral I/O
Yes
No
No
No
Table 21. Port Operating Modes
I/O Ports
(cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD613E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| PSD703S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| PSD701S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| PSD702S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| PSD711S5 | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD612E1-15J | 制造商:WSI 功能描述: |
| PSD612E1-15JI | 制造商:WSI 功能描述: 制造商:WSI 功能描述:64K X 8 OTPROM, 26 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| PSD612E1-70J | 制造商:WSI 功能描述: |
| PSD612E1-70L | 制造商:WSI 功能描述: |
| PSD612E1-90JI | 制造商:WSI 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。