參數(shù)資料
型號： PI7C7100
廠商： Pericom Semiconductor Corp.
英文描述： 3-Port PCI Bridge
中文描述： 3端口PCI橋
文件頁數(shù)： 5/132頁
文件大?。?/td> 2559K
代理商： PI7C7100
v
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
PI7C7100
ADVANCE INFORMATION
09/18/00 Rev 1.1
13.1
13.2
13.2.1
13.2.2
13.2.3
13.2.4
13.2.5
13.2.6
13.2.7
13.2.8
13.2.9
13.2.10 Config Register 1: Primary Latency Timer Register (read/write, bit 15-8; offset 0Ch)............................................60
13.2.11 Config Register 2: Primary Latency Timer Register (read/write, bit 15-8; offset 0Ch)............................................60
13.2.12 Config Register 1: Header Type Register (read only, bit 23-16; offset 0Ch).......................................................... 60
13.2.13 Config Register 2: Header Type Register (read only, bit 23-16; offset 0Ch).......................................................... 60
13.2.14 Config Register 1: Primary Bus Number Register (read/write, bit 7-0; offset 18h) ................................................. 60
13.2.15 Config Register 2: Primary Bus Number Register (read/write, bit 7-0; offset 18h) ................................................. 60
13.2.16 Config Register 1 or 2: Secondary Bus Number Register (read/write, bit 15-8; offset 18h) ................................... 60
13.2.17 Config Register 1 or 2: Subordinate Bus Number Register (read/write, bit 23-16; offset 18h)............................... 60
13.2.18 Config Register 1 or 2: Secondary Latency Timer (read/write, bit 31-24; offset 18h) ............................................60
13.2.19 Config Register 1 or 2: I/O Base Register (read/write, bit 7-0; offset 1Ch) ............................................................ 60
13.2.20 Config Register 1 or 2: I/O Limit Register (read/write, bit 15-8; offset 1Ch)........................................................... 60
13.2.21 Config Register 1 or 2: Secondary Status Register (bit 31-16; offset 1Ch) ............................................................ 61
13.2.22 Config Register 1 or 2: Memory Base Register (read/write, bit 15-0; offset 20h)................................................... 62
13.2.23 Config Register 1 or 2: Memory Limit Register (read/write, bit 31:16; offset 20h) ................................................. 62
13.2.24 Config Register 1 or 2: Prefetchable Memory Base Register (read/write, bit 15-0;offset 24h)............................... 62
13.2.25 Config Register 1 or 2: Prefetchable Memory Limit Register (read/write, bit 31-16; offset 24h) ............................ 62
13.2.26 Config Register 1 or 2: I/O Base Address Upper 16 Bits Register (read/write, bit 15-0; offset 30h)...................... 62
13.2.27 Config Register 1 or 2: I/O Limit Address Upper 16 Bits Register (read/write, bit 31-16; offset 30h) ....................62
13.2.28 Config Register 1 or 2: Subsystem Vendor ID (read/write, bit 15-0; offset 34h) .................................................... 62
13.2.29 Config Register 1 or 2: Subsystem ID (read/write, bit 31-16; offset 34h)............................................................... 62
13.2.30 Config Register 1 or 2: Interrupt Pin Register (read only, bit 15-8; offset 3Ch) ..................................................... 62
13.2.31 Config Register 1 or 2: Bridge Control Register (bit 31-16; offset 3Ch) ................................................................. 63
13.2.32 Config Register 1 or 2: Diagnostic/Chip Control Register (bit 15-0; offset 40h).................................................... 64
13.2.33 Config Register 1 or 2: Arbiter Control Register (bit 31-16; offset 40h)................................................................. 64
13.2.34 Config Register 1: Primary Prefetchable Memory Base Register (Read/Write, bit 15-0; offset 44h) ..................... 65
13.2.35 Config Register 2: Primary Prefetchable Memory Base Register (Read/Write, bit 15-0; offset 44h) ..................... 65
13.2.36 Config Register 1: Primary Prefetchable Memory Limit Register (Read/Write, bit 31-16; offset 44h)....................65
13.2.37 Config Register 2: Primary Prefetchable Memory Limit Register (Read/Write, bit 31-16; offset 44h)....................65
13.2.38 Config Register 1 or 2: P_SERR# Event Disable Register (bit 7-0; offset 64h) ...................................................... 65
13.2.39 Config Register 1: Secondary Clock Control Register (bit 15-0; offset 68h).......................................................... 66
13.2.40 Config Register 2: Secondary Clock Control Register (bit 15-0; offset 68h).......................................................... 66
13.2.41 Config Register 1 or 2: Non-Posted Memory Base Register (read/write, bit 15-0; offset 70h) .............................. 67
13.2.42 Config Register 1 or 2: Non-Posted Memory Limit Register (read/write, bit 31-16; offset 70h)............................. 67
13.2.43 Config Register 1: Port Option Register (bit 15-0; offset 74h) ............................................................................... 67
13.2.44 Config Register 2: Port Option Register (bit 15-0; offset 74h) ............................................................................... 68
13.2.45 Config Register 1 or 2: Master Timeout Counter Register (read/write, bit 31-16; offset 74h)................................69
13.2.46 Config Register 1 or 2: Retry Counter Register (read/write, bit 31-0; offset 78h) ..................................................69
13.2.47 Config Register 1 or 2: Sampling Timer Register (read/write, bit 31-0; offset 7Ch)................................................ 69
13.2.48 Config Register 1 or 2: Successful I/O Read Count Register (read/write, bit 31-0; offset 80h) ............................. 69
Config Register 1.................................................................................................................................................... 55
Config Register 2.................................................................................................................................................... 56
Config Register 1 or 2:Vendor ID Register (read only, bit 15-0; offset 00h) .......................................................... 57
Config Register 1: Device ID Register (read only, bit 31-16; offset 00h) ............................................................... 57
Config Register 2: Device ID Register (read only, bit 31-16; offset 00h) ............................................................... 57
Config Register 1: Command Register (bit 15-0; offset 04h) .................................................................................. 57
Config Register 2: Command Register (bit 15-0; offset 04h) .................................................................................. 58
Config Register 1 or 2: Status Register (for primary bus, bit 31-16; offset 04h)..................................................... 59
Config Register 1 or 2: Revision ID Register (read only, bit 7-0; offset 08h)......................................................... 60
Config Register 1 or 2: Class Code Register (read only, bit 31-8; offset 08h) ........................................................60
Config Register 1 or 2: Cache Line Size Register (read/write, bit 7-0; offset 0Ch) ................................................. 60
相關PDF資料
PDF描述
PI7C7100CNA 3-Port PCI Bridge
PI7C7300 3-PORT PCI-to-PCI BRIDGE
PI7C7300A 3-PORT PCI-to-PCI BRIDGE
PI7C7300ANA 3-PORT PCI-to-PCI BRIDGE
PI7C8140A 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON
相關代理商/技術參數(shù)
參數(shù)描述
PI7C7100BNA 制造商:Pericom Semiconductor Corporation 功能描述:3 PORT PCI TO PCI
PI7C7100CNA 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge
PI7C7300 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE
PI7C7300A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE
PI7C7300AEVB-3 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*