- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C7100 (Pericom Semiconductor Corp.) 3-Port PCI Bridge PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C7100 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 3-Port PCI Bridge |
| 中文描述： | 3端口PCI橋 |
| 文件頁(yè)數(shù)： | 26/132頁(yè) |
| 文件大?。?/td> | 2559K |
| 代理商： | PI7C7100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
18
09/18/00 Rev 1.1
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
Table 4-5. Read Transaction Pre-Fetching
PI7C7100
3-Port PCI Bridge
ADVANCE INFORMATION
4.6.4 Delayed Read Requests
PI7C7100 treats all read transactions as delayed read transactions, which means that the read request from the initiator
is posted into a delayed transaction queue. Read data from the target is placed in the read data queue directed toward
the initiator bus interface and is transferred to the initiator when the initiator repeats the read transaction.
When PI7C7100 accepts a delayed read request, it first samples the read address, read bus command, and address parity.
When IRDY# is asserted, PI7C7100 then samples the byte enable bits for the first data phase. This information is entered
into the delayed transaction queue. PI7C7100 terminates the transaction by signaling a target retry to the initiator. Upon
reception of the target retry, the initiator is required to continue to repeat the same read transaction until at least one data
transfer is completed, or until a target response (target abort or master abort) other than a target retry is received.
4.6.5 Delayed Read Completion with Target
When delayed read request reaches the head of the delayed transaction queue, PI7C7100 arbitrates for the target bus
and initiates the read transaction only if all previously queued posted write transactions have been delivered. PI7C7100
uses the exact read address and read command captured from the initiator during the initial delayed read request to initiate
the read transaction. If the read transaction is a non-prefetchable read, PI7C7100 drives the captured byte enable bits
during the next cycle. If the transaction is a prefetchable read transaction, it drives all byte enable bits to zero for all data
phases. If PI7C7100 receives a target retry in response to the read transaction on the target bus, it continues to repeat
the read transaction until at least one data transfer is completed, or until an error condition is encountered. If the transaction
is terminated via normal master termination or target disconnect after at least one data transfer has been completed,
PI7C7100 does not initiate any further attempts to read more data.
If PI7C7100 is unable to obtain read data from the target after 2
24
(default) or 2
32
(maximum) attempts, PI7C7100 will report
system error. The number of attempts is programmable. PI7C7100 also asserts P_SERR# if the primary SERR# enable
bit is set in the command register. See Section 7.4 for information on the assertion of P_SERR#.
Once PI7C7100 receives DEVSEL# and TRDY# from the target, it transfers the data read to the opposite direction read
data queue, pointing toward the opposite interface, before terminating the transaction. For example, read data in response
to a downstream read transaction initiated on the primary bus is placed in the upstream read data queue. The PI7C7100
can accept one DWORD of read data each PCI clock cycle; that is, no master wait states are inserted. The number of
DWORD transferred during a delayed read transaction depends on the conditions given in Table 4–5 (assuming no
disconnect is received from the target).
4.6.6 Delayed Read Completion on Initiator Bus
When the transaction has been completed on the target bus, and the delayed read data is at the head of the read data
queue, and all ordering constraints with posted write transactions have been satisfied, the PI7C7100 transfers the data
to the initiator when the initiator repeats the transaction. For memory read transactions, PI7C7100 aliases the memory
read, memory read line, and memory read multiple bus commands when matching the bus command of the transaction
to the bus command in the delayed transaction queue. PI7C7100 returns a target disconnect along with the transfer of
the last DWORD of read data to the initiator. If PI7C7100 initiator terminates the transaction before all read data has been
transferred, the remaining read data left in data buffers is discarded.
n
o
a
s
n
a
r
T
f
o
e
p
y
T
r
o
a
h
e
B
d
a
e
R
d
a
e
O
/
e
n
o
d
r
v
e
n
g
n
c
P
d
a
e
n
o
g
o
C
e
n
o
d
r
v
e
n
g
n
c
P
d
a
e
y
m
e
M
e
c
a
p
s
e
a
h
c
n
s
s
e
d
a
f
d
e
s
u
g
n
c
:
m
a
e
n
w
o
D
d
e
s
u
g
n
c
:
m
a
e
p
U
e
n
d
a
e
y
m
e
M
d
e
s
u
s
y
a
w
l
g
n
c
P
e
m
d
a
e
y
m
e
M
d
e
s
u
s
y
a
w
l
g
n
c
P
See Section 5.3 for detailed information about prefetchable and non-prefetchable address spaces.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7100CNA | 3-Port PCI Bridge |
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300ANA | 3-PORT PCI-to-PCI BRIDGE |
| PI7C8140A | 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7100BNA | 制造商:Pericom Semiconductor Corporation 功能描述:3 PORT PCI TO PCI |
| PI7C7100CNA | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge |
| PI7C7300 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300AEVB-3 | 功能描述:界面開(kāi)發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。