- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C7100 (Pericom Semiconductor Corp.) 3-Port PCI Bridge PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C7100 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 3-Port PCI Bridge |
| 中文描述： | 3端口PCI橋 |
| 文件頁(yè)數(shù)： | 41/132頁(yè) |
| 文件大?。?/td> | 2559K |
| 代理商： | PI7C7100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
33
09/18/00 Rev 1.1
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
PI7C7100
ADVANCE INFORMATION
s
s
a
P
e
W
d
e
o
P
d
a
e
R
t
e
d
u
e
q
y
e
a
D
R
e
W
t
e
d
u
e
q
y
e
a
D
R
d
a
n
e
R
d
o
p
m
e
y
a
D
C
o
e
W
o
p
m
d
e
y
a
D
C
n
o
e
w
d
e
o
P
N
1
Y
5
Y
5
Y
5
Y
5
t
e
u
q
e
d
a
e
d
e
y
a
D
N
2
N
N
Y
Y
t
e
u
q
e
e
w
d
e
y
a
D
N
4
N
N
Y
Y
n
o
m
o
c
d
a
e
d
e
y
a
D
N
3
Y
Y
N
N
n
o
m
o
c
e
w
d
e
y
a
D
Y
Y
Y
N
N
Note:
The superscript accompanying some of the table entries refers to any applicable ordering rule listed in this section.
Many entries are not governed by these ordering rules; therefore, the implementation can choose whether or not the
transactions pass each other.
The entries without superscripts reflect the PI7C7100’s implementation choices.
The following ordering rules describe the transaction relationships. Each ordering rule is followed by an explanation, and
the ordering rules are referred to by number in Table 6–1. These ordering rules apply to posted write transactions,
delayed write and read requests, and delayed write and read completion transactions crossing PI7C7100 in the same
direction. Note that delayed completion transactions cross PI7C7100 in the direction opposite that of the corresponding
delayed requests.
1. Posted write transactions must complete on the target bus in the order in which they were received on the initiator
bus. The subsequent posted write transaction can be setting a flag that covers the data in the first posted write
transaction; if the second transaction were to complete before the first transaction, a device checking the flag could
subsequently consume stale data.
2. A delayed read request traveling in the same direction as a previously queued posted write transaction must push
the posted write data ahead of it. The posted write transaction must complete on the target bus before the delayed read
request can be attempted on the target bus. The read transaction can be to the same location as the write data, so if
the read transaction were to pass the write transaction, it would return stale data.
3. A delayed read completion must ‘‘pull’’ ahead of previously queued posted write data traveling in the same direction.
In this case, the read data is traveling in the same direction as the write data, and the initiator of the read transaction
is on the same side of PI7C7100 as the target of the write transaction. The posted write transaction must complete to
the target before the read data is returned to the initiator. The read transaction can be a reading to a status register of
the initiator of the posted write data and therefore should not complete until the write transaction is complete.
4. Delayed write requests cannot pass previously queued posted write data. For posted memory write transactions, the
delayed write transaction can set a flag that covers the data in the posted write transaction. If the delayed write request
were to complete before the earlier posted write transaction, a device checking the flag could subsequently consume
stale data.
6.3 Ordering Rules
Table 6–1 shows the ordering relationships of all the transactions and refers by number to the ordering rules that follow.
Table 6-1. Summary of Transaction Ordering
Write transactions flowing in one direction have no ordering requirements with respect to write transactions flowing
in the other direction. PI7C7100 can accept posted write transactions on both interfaces at the same time, as well
as initiate posted write transactions on both interfaces at the same time.
The acceptance of a posted memory write transaction as a target can never be contingent on the completion of a
non-locked, non-posted transaction as a master. This is true for PI7C7100 and must also be true for other bus
agents. Otherwise, a deadlock can occur.
PI7C7100 accepts posted write transactions, regardless of the state of completion of any delayed transactions
being forwarded across PI7C7100.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7100CNA | 3-Port PCI Bridge |
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300ANA | 3-PORT PCI-to-PCI BRIDGE |
| PI7C8140A | 2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7100BNA | 制造商:Pericom Semiconductor Corporation 功能描述:3 PORT PCI TO PCI |
| PI7C7100CNA | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge |
| PI7C7300 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300AEVB-3 | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。