參數(shù)資料
型號: PHASE-LOCKEDLOOP
元件分類: 串行ADC
英文描述: Micropower Sampling 8-Bit Serial I/O A/D Converters; Package: SO; No of Pins: 8; Temperature Range: -40°C to +85°C
中文描述: 壓控Ocillator
文件頁數(shù): 17/20頁
文件大?。?/td> 1757K
代理商: PHASE-LOCKEDLOOP
Revision 1.01/April 2002 Semtech Corp.
Page 17
www.semtech.com
AN-SETS-7
ADVANCED COMMUNICATIONS
APPLICATION NOTE
PLL Configurations for ACS8530
Register 64 -
cnfg_T4_PLL_Freq
Bits [2:0]
T4_DPLL_frequency
Register to configure the frequency of operation of the DPLL in the T4 path. The frequency of the
DPLL will also affect the frequency of the T4 APLL which, in turn, affects the frequencies
available at outputs TO1 - TO7. It is also possible to not use the T4 DPLL at all, but use the T4
APLL to run directly from the T0 DPLL output, see Register 65 (
cnfg_T0_DPLL_frequency
).
000
001
010
011
100
101
110
111
T4 DPLL squelched (clock off).
77.76 MHz (OC-N rates), T4 APLL frequency = 311.04 MHz.
12E1, T4 APLL frequency = 98.304 MHz.
16E1, T4 APLL frequency = 131.072 MHz.
24DS1, T4 APLL frequency = 148.224 MHz.
16DS1, T4 APLL frequency = 98.816 MHz.
E3, T4 APLL frequency = 274.944 MHz.
DS3, T4 APLL frequency = 178.944 MHz.
Register 65 - c
nfg_T0_DPLL_Frequency
Bit 7
T4_meas_T0_ph
Register bit to control the feature to use the T4 path to measure phase offset from the T0 path.
When enabled the T4 path is disabled and the phase detector is used to measure the phase
between the input to the T0 DPLL and the selected T4 input.
0
1
Normal - T4 Path normal operation.
T4 DPLL disabled, T4 phase detector used to measure phase between selected T0 input
and selectedT4 input.
Bit 6
T4_APLL_for_T0
Register bit to select whether the T4 APLL takes its input from the T4 DPLL or the T0 DPLL. If the
T0 DPLL is selected then the frequency is controlled by Bits [5:4],
T0_freq_to_T4_APLL
.
0
1
T4 APLL takes its input from the T4 DPLL.
T4 APLL takes its input from the T0 DPLL.
Bits [5:4]
T0_freq_to_T4_APLL
Register to select the T0 frequency driven to the T4 APLL when selected by Bit 6,
T4_APLL_for_T0
.
00
01
10
11
12E1, T4 APLL frequency = 98.304 MHz.
16E1, T4 APLL frequency = 131.072 MHz.
24DS1, T4 APLL frequency = 148.224 MHz.
16DS1, T4 APLL frequency = 98.816 MHz.
相關(guān)PDF資料
PDF描述
PHB11N03LT N-channel TrenchMOS transistor Logic level FET(N溝道TrenchMOS 晶體管邏輯電平場效應(yīng)管)
PHD11N03LT N-channel TrenchMOS transistor Logic level FET(N溝道TrenchMOS 晶體管邏輯電平場效應(yīng)管)
PHB129NQ04LT N-channel TrenchMOS logic level FET
PHP129NQ04LT N-channel TrenchMOS logic level FET
PHB18NQ20T N-channel TrenchMOS transistor(N溝道TrenchMOS 晶體管邏輯電平場效應(yīng)管)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PHASFO 7.83/831/1 制造商:Vishay Intertechnologies 功能描述:HIGH VOLTAGE POWER CAPACITORS
PHAWOS 600/1200/2 KS 制造商:Vishay Intertechnologies 功能描述:PHAWOS 600/1200/2 KS
PHB.00.200.CZZ 功能描述:環(huán)形推拉式連接器 FREE RECEPTACLE CABLE COLLET RoHS:否 制造商:Hirose Connector 產(chǎn)品類型:Connectors 系列:HR10 觸點類型:Socket (Female) 外殼類型:Receptacle 觸點數(shù)量:4 外殼大小:7 安裝風格:Panel 端接類型:Solder 電流額定值:2 A
PHB.00.303.CLLD22 功能描述:環(huán)形推拉式連接器 3P FREE RCPT SOLDER CABLE COLLET 2.2MM RoHS:否 制造商:Hirose Connector 產(chǎn)品類型:Connectors 系列:HR10 觸點類型:Socket (Female) 外殼類型:Receptacle 觸點數(shù)量:4 外殼大小:7 安裝風格:Panel 端接類型:Solder 電流額定值:2 A
PHB.00.303.CLLD22Z 功能描述:環(huán)形推拉式連接器 3P SOLDER SCKT RECPT CABLE COLLET 2.2MM RoHS:否 制造商:Hirose Connector 產(chǎn)品類型:Connectors 系列:HR10 觸點類型:Socket (Female) 外殼類型:Receptacle 觸點數(shù)量:4 外殼大小:7 安裝風格:Panel 端接類型:Solder 電流額定值:2 A