參數(shù)資料
型號: PCI9060SD
廠商: Electronic Theatre Controls, Inc.
英文描述: 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
中文描述: 12O兼容的PCI總線主控接口芯片的適配器和嵌入式系統(tǒng)
文件頁數(shù): 22/192頁
文件大小: 1551K
代理商: PCI9060SD
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁
SECTION 3
PCI 9080
FUNCTIONAL DESCRIPTION
PLX Technology, Inc., 1997
Page 13
Version 1.02
Table 3-1. NB# and Serial EEPROM Guidelines
NB#
Serial
EEPROM
System Boot Condition
No
Boot with PCI 9080 default values.
Programmed
Boot with serial EEPROM values.
Low
Blank
Not recommended (uses default
values).
No
Local processor programs PCI 9080
registers, then sets Local Init Status
(Table 4-59[31] = done).
Note:
Some systems hang if Direct
Slave reads and writes take too long
(during initialization, the PCI host also
performs Direct Slave accesses). Value
of PCI Target Retry Delay Clocks
(Table 4-39[31:28]) may resolve this
problem.
Programmed
Load serial EEPROM, but local
processor can reprogram PCI 9080.
High
Blank
Load serial EEPROM (default values),
but local processor can reprogram PCI
9080. System can boot.
Note:
Serial EEPROM can be
programmed through PCI 9080 after
system boots in this condition.
3.2.1 Serial EEPROM Initialization
During serial EEPROM initialization, PCI 9080 response
to PCI target accesses is RETRY. During serial
EEPROM initialization, PCI 9080 response to a local
processor is to hold off READYo#.
3.2.2 Local Initialization
PCI 9080 issues a RETRY to all PCI accesses until the
"Local Init Done bit" in the Init Control Register is set.
"Init Done bit" is programmable through local bus
configuration accesses. If this bit is not going to be set
by a local processor, then NB# input should be tied low.
Holding NB# input low externally forces the Local Init
Done bit to 1.
PCI 9080 default values are used if a serial EEPROM is
not present and local Init Status bit is set to 1 by holding
the NB# input low or set by the local processor.
3.3 SERIAL EEPROM
After reset, PCI 9080 attempts to read the serial
EEPROM to determine its presence. An active low start
bit indicates the serial EEPROM is present (PCI 9080
supports 93CS46 (1K) or 93CS56 (2K), selectable by
way of the EESEL pin). (Refer to the manufacturer’s
data sheet for the particular serial EEPROM being
used.) The first word is then checked to verify the serial
EEPROM is programmed. If the first word (16 bit) is all
ones, a blank serial EEPROM PCI 9080 uses default
values instead.
The 5 V serial EEPROM clock (EESK, pin 173) is
derived from the PCI clock. PCI 9080 generates the
serial EEPROM clock by internally dividing the PCI clock
by 32.
The serial EEPROM can be read or programmed from
the PCI or local bus. Bits [27:24] of the Serial EEPROM
Control Register (refer to Table 4-59[27:24]) controls the
PCI 9080 pins that enable the reading or writing of serial
EEPROM data bits. (Refer to the manufacturer’s data
sheet for the particular serial EEPROM being used.)
PCI 9080 has three serial EEPROM load options:
Short Load Mode
—SHORT# input pin is pulled
down and PCI 9080 loads five Lwords from the
serial EEPROM
Long Load Mode
—SHORT# input pin is pulled up,
bit 25 of the Local Bus Region Descriptor Register
(LOC:98h) is set to 0, and PCI 9080 loads
17 Lwords from the serial EEPROM (refer to Table
4-39)
Extra Long Load Mode
—SHORT# input pin is
pulled up, bit 25 of the Local Bus Region Descriptor
Register (LOC:98h) is set to 1 during Long Load
from the serial EEPROM, and PCI 9080 loads
21 Lwords from the serial EEPROM (refer to Table
4-39)
3.3.1 Short Serial EEPROM Load
The registers listed in Table 3-2 are loaded from serial
EEPROM after reset is de-asserted if SHORT# pin is
low. The serial EEPROM is organized in words (16 bit).
PCI 9080 first loads MSW (Most Significant Word; bits
[31:16]), starting from the most significant bit (bit 31).
PCI 9080 then loads LSW (Least Significant Word; bits
[15:0]), starting again from the most significant bit (bit
15). Therefore, PCI 9080 loads Device ID, Vendor ID,
class code, and so forth. The five 32-bit words are stored
sequentially in the serial EEPROM.
相關(guān)PDF資料
PDF描述
PCI950PT PC Card Support
PCI9656-AC66BI Controller Miscellaneous - Datasheet Reference
PCIB40 PC(ISA)BUS I/O CARD
PCICLOCKGEN_R001 AMD Alchemy? Solutions Au1500? PCI Clock Generation?
PCK2000 CK97 (66/100MHz) System Clock Generator(CK97 (66/100MHz) 系統(tǒng)時鐘發(fā)生器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI9060SD-1AF 功能描述:數(shù)字總線開關(guān) IC PCI Bus Interface RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:24 傳播延遲時間:0.25 ns 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-56 封裝:Reel
PCI9080 制造商:PLX 制造商全稱:PLX 功能描述:I2O Compatible PCI Bus Master I/O Accelerator Chip
PCI9080 REV3 制造商:PLX TECH 功能描述:
PCI9080-3 功能描述:外圍驅(qū)動器與原件 - PCI I2O Compatible PCI BUS MASTER I/O CHIP RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI9080-3 G 功能描述:外圍驅(qū)動器與原件 - PCI 32Bit Master Chip RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray