參數(shù)資料
型號: PCF85103C-2
廠商: NXP Semiconductors N.V.
元件分類: DRAM
英文描述: 256 x 8-bit CMOS EEPROM with I2C-bus interface
中文描述: 256 × 8位CMOS EEPROM,帶有I2C總線接口
文件頁數(shù): 6/20頁
文件大小: 346K
代理商: PCF85103C-2
Philips Semiconductors
PCF85103C-2
256
×
8-bit CMOS EEPROM with I
2
C-bus interface
Product data
Rev. 02 — 09 May 2002
6 of 20
9397 750 09646
Koninklijke Philips Electronics N.V. 2002. All rights reserved.
8.
Functional description
8.1 I
2
C-bus protocol
The I
2
C-bus is for 2-way, 2-line communication between different ICs or modules. The
serial bus consists of two bidirectional lines; one for data signals (SDA), and one for
clock signals (SCL).
Both the SDA and SCL lines must be connected to a positive supply voltage via a
pull-up resistor.
The following protocol has been defined:
Data transfer may be initiated only when the bus is not busy.
During data transfer, the data line must remain stable whenever the clock line is
HIGH. Changes in the data line while the clock line is HIGH will be interpreted as
control signals.
8.1.1
Bus conditions
The following bus conditions have been defined:
Bus not busy —
Both data and clock lines remain HIGH.
Start data transfer —
A change in the state of the data line, from HIGH-to-LOW,
while the clock is HIGH, defines the START condition.
Stop data transfer —
A change in the state of the data line, from LOW-to-HIGH,
while the clock is HIGH, defines the STOP condition.
Data valid —
The state of the data line represents valid data when, after a START
condition, the data line is stable for the duration of the HIGH period of the clock
signal. There is one clock pulse per bit of data.
8.1.2
Data transfer
Each data transfer is initiated with a START condition and terminated with a STOP
condition. The number of the data bytes, transferred between the START and STOP
conditions is limited to 7 bytes in the E/W mode and 8 bytes in the Page E/W mode.
Data transfer is unlimited in the read mode. The information is transmitted in bytes
and each receiver acknowledges with a ninth bit.
Within the I
2
C-bus specifications, a high-speed mode (100 kHz clock rate) and a fast
speed mode (400 kHz clock rate) are defined. The PCF85103C-2 operates in only
the high-speed mode.
By definition, a device that sends a signal is called a ‘transmitter’, and the device
which receives the signal is called a ‘receiver’. The device which controls the signal is
called the ‘master’. The devices that are controlled by the master are called ‘slaves’.
Each byte is followed by one acknowledge bit. This acknowledge bit is a HIGH level,
put on the bus by the transmitter. The master generates an extra acknowledge related
clock pulse. The slave receiver which is addressed is obliged to generate an
acknowledge after the reception of each byte.
相關(guān)PDF資料
PDF描述
PCF8570 256 x 8-bit static low-voltage RAM with I2C-bus interface
PCF8575 Remote 16-bit I/O expander for I2C-bus
PCF8576 Universal LCD driver for low multiplex rates
PCF8576C Universal LCD driver for low multiplex rates
PCF8576CH Universal LCD driver for low multiplex rates
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF85103C-2_04 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:256 x 8-bit CMOS EEPROM with I2C-bus interface
PCF85103C2D 功能描述:電可擦除可編程只讀存儲器 256X8-BIT CMOS 電可擦除可編程只讀存儲器/I2C BUS RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
PCF85103C2N 功能描述:電可擦除可編程只讀存儲器 256X8-BIT CMOS 電可擦除可編程只讀存儲器/I2C BUS RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
PCF85103C-2P 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:256 x 8-bit CMOS EEPROM with I2C-bus interface
PCF85103C-2P/00,11 功能描述:電可擦除可編程只讀存儲器 256X8-BIT CMOS RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8