1997 Feb 03
12
Philips Semiconductors
Product Specification
Memory card IC
PCF2042 V2
5.4.5
U
PDATE
/W
RITE
C
OMMANDS
The EEPROM programming is defined as:
Erase:
change EEPROM byte from 0xXX to 0xFF
Write:
change EEPROM bits from HIGH to LOW (no
changes from LOW to HIGH)
All other data changes require a complete Erase- and
Write-cycle.
If the data byte transmitted equals the current content of
the addressed EEPROM byte, neither the Erase- nor the
Write-cycle will be executed.
The Erase-cycle as well as the Write-cycle takes 2.5 ms
each.
Before any data can be programmed at least one of the
read commands or Answer-to-Reset must be given.
5.4.6
U
PDATE
M
AIN
M
EMORY
The UPDATE MAIN MEMORY command programs the
EEPROM cell addressed by ‘byte Address’ with the Data
byte transmitted.
The write attempt fails, if the addressed byte has been
protected by the appropriate Protection bit.
5.4.7
W
RITE
P
ROTECTION
M
EMORY
The WRITE PROTECTION MEMORY command
programs the EEPROM protection bit addressed by ‘byte
Address’, only if the Data byte transmitted equals the data
content of the EEPROM byte to be protected. If the
transmitted data byte does not match, the Protection bit
will not be set.
If the transmitted address is greater than 0x1F, the
command is ignored.
5.4.8
U
PDATE
S
ECURITY
M
EMORY
The UPDATE SECURITY MEMORY command programs
the EEPROM cell addressed by ‘byte Address’ with the
data byte transmitted.
If the transmitted address is greater than 0x03, the
command is ignored.
6
RESET MODES
6.1
Reset
If RST is set to HIGH for at least 5
μ
s and if the IFD keeps
CLK in low state during the reset pulse, the IC aborts any
operation, sets the I/O line to HIGH and is then ready for
further operations.
6.2
Answer-To-Reset
The Answer-to-reset is initiated according to ISO standard
7816-3. The four data bytes of the ATR are serially output
to I/O with LSB first when 32 clock pulses are applied to
CLK. The I/O is set to HIGH after an additional clock pulse
(see Fig.3 and Chapter 5).
6.3
Power on Reset
After applying the operating voltage VCC, the I/O goes to
HIGH. Before any data can be programmed at least one of
the read commands or Answer-to-Reset must be given.