參數(shù)資料
型號： ORSO82G5-3F680C
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 102/153頁
文件大小： 0K
描述： IC FPSC TRANSCEIVER 8CH 680-BGA
產品變化通告： Product Discontinuation 01/Aug/2011
標準包裝： 24
系列： *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
52
There is no way to tell where a cell starts unless one counts the cells from the beginning of the SPE. That means,
there is no way to regain lost cell delineation other than wait for the next SONET frame.
Cell Mode Transmit Path
In the transmit path in cell mode, the transmit logic creates a SONET-like transport frame for the data, adds the
required Transport OverHead bytes (cell mode automatically uses AUTO_TOH mode) and retimes the cell data
from the FPGA interface rate of 156 MHz to the framer rate of 77.76 MHz. The data are then sent to the SONET
logic blocks and SERDES. The Payload sub-block of the SONET logic operates somewhat differently than in
SONET mode, however.
Output Port Controller
The ORSO42G5 has two link controllers (OPC2s). In cell mode the Output Port Controller (OPC) is the block
responsible for directing trafc for the transmit trafc ow. There are four two-link controllers and one eight-link con-
troller (OPC8) in the ORSO82G5. The user provides 160-bit data (OPC8) or 40-bit data (OPC2s) at 156 MHz,
along with a cell valid strobe from the FPGA logic. No Link Header byte is sent with the cell data. The OPC provides
the following functions:
Accepts cell payload from the FPGA logic and assembles legal output cells from these.
Inserts Bit Interleaved Parity (BIP)
Schedules, manages and performs writes of cell data into TX FIFOs in the transmit framer blocks of all the eight-
links or up to 4 pairs of two-links.
Provides backpressure information to the FPGA to stop writes to the TXFIFO if the FIFO is not ready to accept
data.
The OPC blocks, shown in Figure 39, operate as follows:
OPC8 to stripe cells across eight links (ORSO82G5 only)
OPC2_A1 to service links AA,AB (ORSO82G5 only)
OPC2_A2 to service links AC,AD
OPC2_B1 to service links BA,BB (ORSO82G5 only)
OPC2_B2 to service links BC,BD
When operating with some links in the two-link cell mode, links not in an alignment group can optionally be oper-
ated in SONET and/or SERDES-only modes.
相關PDF資料
PDF描述
ORT82G5-3F680C IC FPSC TRANSCEIVER 8CH 680-BGA
ORT8850L-1BMN680I IC TRANCEIVERS FPSC 680FPGAM
ORT8850L-3BM680C IC FPSC TRANSCEIVER 8CH 680-BGA
P1010PSE5HFA MPU PROTO 800/667 425-TEPBGA1
P1013NXN2LFB IC MPU 1067MHZ 689TEPBGA
相關代理商/技術參數(shù)
參數(shù)描述
ORSO82G5-3FN680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 ORCA FPSC 1.5V 2.7 G b Bpln Xcvr 643K Gt RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-3FN680C1 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
ORSO82G5-G2-PAC-EV 功能描述:可編程邏輯 IC 開發(fā)工具 ORCA ORSO82G5-FPSC Eval Brd RoHS:否 制造商:Altera Corporation 產品:Development Kits 類型:FPGA 工具用于評估:5CEFA7F3 接口類型: 工作電源電壓:
ORSPI4 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-1F1156C 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*