- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383723 > OR3TP12-6BA352 Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE PDF資料下載
參數(shù)資料
| 型號(hào)： | OR3TP12-6BA352 |
| 英文描述： | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE |
| 中文描述： | 用戶(hù)可編程ASIC的特殊功能 |
| 文件頁(yè)數(shù)： | 74/128頁(yè) |
| 文件大?。?/td> | 2450K |
| 代理商： | OR3TP12-6BA352 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
74
L Lucent Technologies Inc.
PCI Bus Core Target Controller Detailed Description
(continued)
Example: Target Read Memory, Single-Word, Nondelayed Transaction
Figure 29 shows the timing on the PCI bus for a Target single memory read that is handled as nondelayed
(
deltrn
= 1,
trburstpendn
= 0); that is, the operation waits on the PCI bus while the FPGA application is notified via
the Target FIFO Interface. The Target accepts the transaction without issuing an immediate retry, but inserts wait-
states (up to 16 or 32) until data is in placed in the Target read FIFO. If the FPGA application cannot provide data
within the initial latency time, the Target issues a retry. The Target terminates the single read request normally with
data on the first word transformed.
5-7548(F).
Figure 29. Target Memory Read Single, Nondelayed Transaction (PCI Bus, 32-Bit)
Single Target Read FIFO Interface
The FIFO interface timing is as shown in Figure 27 and Figure 28 for dual- and quad-port respectively. The Target
FIFO interface timing to the FPGA application is similar for all Target reads: delayed Target I/O read, nondelayed
Target I/O read, delayed Target memory read, and nondelayed Target memory read. The timing on the FIFO inter-
face (Figure 27 for dual-port) shows the first indication to the FPGA application that a new operation has begun by
the assertion of Target request (
treqn
). The FPGA application begins the command/address phase by asserting
Target address enable (
taenn
) and accepting the command from the
tcmd
bus and address from bus
datatofpga
(with
fifo_sel
= 1). A burst operation and dual-address indication accompanies the address on
datatofpgax[1]
and
datatofpgax[0]
respectively. The FPGA application continues to receive address data until
twlastcycn
is asserted
indicating the end of the command/address phase. See command/address section for notes regarding address
transfer and alignment.
The read data phase will follow, by deassertion of
taenn
, and assertion of Target read data enable (
trdataenn
).
trdataenn
can only be asserted while
tr_fulln
is deasserted, indicating that space is available in the read data
FIFOs. While
trdataenn
is asserted, the FPGA application will transfer Target read data on bus
datafmfpga
to the
read data FIFOs. The FPGA application is informed when the last component of the data phase was received when
trlastcycn
is asserted. In a single access on a 32-bit PCI bus (
pci_64bit
= 0), this is on the first data phase.
Assuming this is a single access, (
datatofpgax[1]
= 0 during command/address phase), the first and only data
phase is the last data of the read data phase. After receiving
trlastcycn
at the end of the data phase,
trdataenn
must be deasserted by the FPGA application.
trlastcycn
can only be asserted when
trdataenn
is asserted. See
Read Data Transfer section for details on
trlastcycn
.
T0
T1
T2
T3
Tn0
Tn1
Tn2
Tn3
ADDRESS
DATA
MEM RD
BYTE ENABLES
BYTE ENABLES
clk
framen
ad
c_ben
irdyn
devseln
trdyn
stopn
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR3TP12-6BA352I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE |
| OR3TP12-6PS240 | Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R |
| OR3TP12-6PS240I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R |
| OR3TP12 | Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface |
| OR62 | OR62 is a 6-input OR gate with 2x drive strength |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3TP126BA352-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP12-6BA352I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP126BAN256-DB | 制造商:Lattice Semiconductor Corporation 功能描述: |
| OR3TP12-6PS240 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP12-6PS240I | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:User Programmable Special Function ASIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。