- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383723 > OR3TP12-6BA352 Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE PDF資料下載
參數(shù)資料
| 型號(hào)： | OR3TP12-6BA352 |
| 英文描述： | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE |
| 中文描述： | 用戶可編程ASIC的特殊功能 |
| 文件頁(yè)數(shù)： | 65/128頁(yè) |
| 文件大?。?/td> | 2450K |
| 代理商： | OR3TP12-6BA352 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)當(dāng)前第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Lucent Technologies Inc.
Lucent Technologies Inc.
65
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
PCI Bus Core Target Controller Detailed Description
(continued)
Table 21. Quad-Port Target Write
1. When
treqn
is deasserted high, the Target interface is idle.
2. When
taenn
is asserted low, a command/address phase is in progress.
3.
taenn
must be asserted low for command/address data to transfer and state to change.
4.
taenn
must be deasserted high and
twdataenn
must be asserted low to execute the data phase.
5. Next state = 0 if
twlastcycn
is asserted low (end of Target write data).
6. Next state = 4 if
twlastcycn
is asserted low (end of Target command/address phase).
Target Read Operation
A Target read operation presents unique demands on the FPGA application because only in this operation does
the Target request data that is needed to complete the transaction after the PCI transaction has already begun on
the PCI bus. Target latency rules require that the data be acquired quickly or that the Target terminate the transac-
tion with a retry/disconnect. Also, once the transfer process is underway, the Target usually does not know how
much more data will be requested. The Target must prefetch data so that it will be available if needed.
Delayed Transactions
A signal (
deltrn
) from the FPGA application influences the behavior of Target read and I/O write operations. When
deltrn
is asserted-low, the Target controller logic will enter delayed mode on incoming Target reads (memory
or I/O) and I/O writes. Delayed mode will issue a retry to the external Master, but store internally the PCI address,
command, and write data (if an I/O write). The retry frees up the PCI bus for other activity, while the FPGA applica-
tion processes the Target request. When the external Master attempts the same transaction again to the Target,
read data will be transferred if the Target read FIFOs are nonempty. When this signal is inactive-high, the Target
controller will generate wait-states, until either the FIFO becomes not empty and transmits the read data, or until
the maximum initial latency value (16 or 32 clock cycles in the FPSC configuration manager) has been reached. If
deltrn
is deasserted,
twburstpendn
must be asserted.
This signal should be inactive when minimum initial latency is desired on the initial data word, at the expense of
overall PCI bus efficiency. Signal
deltrn
affects the transaction’s behavior on the initial data word, whereas signal
trburstpendn
affects subsequent data latency when the Target read data FIFO empties. When
trburstpendn
is
inactive, a disconnect without data results from an attempt to read from an empty read data FIFO, after data has
been transferring on the PCI bus. With
trburstpendn
active, the Target will wait for data from the FIFO by inserting
wait-states (up to the maximum subsequent latency value of eight, at which time a disconnect without data will be
generated). Asserting
trburstpendn
will minimize latency for this transaction’s data at the expense of overall PCI
bus efficiency.
trburstpendn
must remain static throughout a Target read transaction.
tstatecntr
Next State or
tstatecntr
0
1 or 4
Description
Data on Bus
twdata[17:0]
XX
2
, XXXX
16
Burst, Dual-Address,
PCIAddress[15:0]
Burst, Dual-Address,
PCIAddress[31:16]
Burst, Dual-Address,
PCIAddress[47:32]
Burst, Dual-Address,
PCIAddress[63:48]
BEN[1:0], PCIData[15:0]
BEN[3:2], PCIData[31:16]
BEN[5:4], PCIData[47:32]
BEN[7:6], PCIData[63:48]
Notes
0
0
Idle
1
Address[15:0]
2, 3, 6
1
2 or 4
Address[31:16]
2, 3, 6
2
3 or 4
Address[47:32]
2, 3, 6
3
4
Address[63:48]
2, 3, 6
4
5
6
7
5
Data[15:0]
Data[31:16]
Data[47:32]
Data[63:48]
4
6 or 0
7
4 or 0
4, 5
4
4, 5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR3TP12-6BA352I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE |
| OR3TP12-6PS240 | Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R |
| OR3TP12-6PS240I | Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R |
| OR3TP12 | Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface |
| OR62 | OR62 is a 6-input OR gate with 2x drive strength |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3TP126BA352-DB | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP12-6BA352I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP126BAN256-DB | 制造商:Lattice Semiconductor Corporation 功能描述: |
| OR3TP12-6PS240 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP12-6PS240I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。