參數(shù)資料
型號： OR3TP12-6BA256
英文描述： Single 2.3V 10 MHz OP w/ CS, I temp, -40C to +85C, 8-TSSOP, T/R
中文描述： 用戶可編程ASIC的特殊功能
文件頁數(shù)： 23/128頁
文件大?。?/td> 2450K
代理商： OR3TP12-6BA256
Lucent Technologies Inc.
Lucent Technologies Inc.
23
Data Sheet
March 2000
ORCA OR3TP12 FPSC
Embedded Master/Target PCI Interface
Symbol
I/O
Description
Clock
Domain
Master Write Data FIFO Signals
(continued)
mwdata[17:0]
(quad-port mode)
or
datafmfp-
gax[3:0]
,
datafmfpga[31:0]
(dual-port mode)
O
Depending on the OR3TP12 configuration, only one of these buses will be
available to the FPGA application. For Master operations, these buses will
carry the same information, but in different sizes and different bit lanes as sum-
marized below:
Quad-Port Mode
a. Master Command.
Control data decoded by the Master Controller and
FIFO interface
Repeat Burst Length:
mwdata[17]
Dual-Address Indication:
mwdata[16]
Unused:
mwdata[15:13]
Holding Reg. Selector:
mwdata[12]
Master Rd. Byte Enables:
mwdata[11:4]
Master Command Code:
mwdata[3:0]
b. Master Start Address: 32- or 64-bit PCI start address.
Unused:
mwdata[17:16]
Address:
mwdata[15:0]
c. Master Read Burst Count (18 bits): Number of 64-bit words.
Burst Length[17:16]:
mwdata[17:16]
Burst Length[15:0]:
mwdata[15:0]
d. Master Write Data: Write data to PCI bus.
Write Enables:
mwdata[17:16]
Data:
mwdata[15:0]
Master Read Data FIFO Signals
mrdataenn
O
Master Read FIFO Data Output Enable.
This active-low signal enables data
from the Master read data FIFOs onto bus
mrdata
(quad-port mode) or
datatofpga
(dual-port mode,
fifo_sel
= 0).
mrdataenn
must never be asserted
if the Master read FIFO is empty (
mr_emptyn
= 0)
mrdata[17:0]
(quad-port mode)
or
datatofpgax[3:0
],
datatofpga[31:0]
(dual-port mode)
Unused:
Data:
mr_aemptyn
I
Master Read Data FIFO Almost Empty.
This active-low signal indicates that
only four more 64-bit data locations are available to be read from the Master
read data FIFO.
mr_emptyn
I
Master Read Data FIFO Empty.
This active-low signal indicates that the Mas-
ter read data FIFO is empty.
mrdataenn
should never be asserted when
mr_emptyn
is active.
mrlastcycn
I
Master Read Last Data Cycle.
This active-low signal is asserted to indicate
that the accompanying Master read data is the final data word for this opera-
tion.
mrdataenn
must be asserted to receive
mrlastcycn
.
Dual-Port Mode
datafmfpgax[3]
datafmfpgax[2]
datafmfpga[31:29]
datafmfpga[28]
datafmfpga[27:20]
datafmfpga[19:16]
datafmfpgax[3:0]
datafmfpga[31:0]
datafmfpgax[1:0]
datafmfpga[15:0]
datafmfpgax[3:0]
datafmfpga[31:0]
fclk
*
fclk
*
I
Depending on the OR3TP12 configuration, only one of these buses will be
available to the FPGA application. For Master operations, these buses will
carry the same information, but in different sizes as summarized below:
Quad-Port Mode
Master Read Data (16/32 bits)
mrdata[17:16]
mrdata[15:0]
Dual-Port Mode (
fifo_sel
= 0)
datatofpgax[3:0]
datatofpga[31:0]
fclk
*
fclk
*
fclk
*
fclk
*
* The source of the clock (
fclk1
or
fclk2
) for the FIFO interface (Master or Target) is selected in the FPSC configuration manager.
PCI Bus Core Detailed Description
(continued)
Table 6. Embedded Core/FPGA Interface Signals
(continued)
相關(guān)PDF資料
PDF描述
OR3TP12-6BA256I Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, TUBE
OR3TP12-6BA352 Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-PDIP, TUBE
OR3TP12-6BA352I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-TSSOP, TUBE
OR3TP12-6PS240 Single 2.3V 10 MHZ OP, -40C to +125C, 14-SOIC 150mil, T/R
OR3TP12-6PS240I Quad 2.3V 10 MHz OP, I temp, -40C to +85C, 14-SOIC 150mil, T/R
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR3TP126BA256-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA256I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA256I-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
OR3TP12-6BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC
OR3TP126BA352-DB 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*