參數(shù)資料
型號(hào)： NAND128W4A1AZA6T
廠商： NUMONYX
元件分類： PROM
英文描述： 8M X 16 FLASH 3V PROM, 10000 ns, PBGA55
封裝： 8 X 10 MM, 1 MM HEIGHT, 0.80 MM PITCH, VFBGA-55
文件頁數(shù)： 21/56頁
文件大?。?/td> 882K
代理商： NAND128W4A1AZA6T
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
28/56
Automatic Page 0 Read at Power-Up
Automatic Page 0 Read at Power-Up is an option
available on all devices belonging to the NAND
Flash 528 Byte/264 Word Page family. It allows
the microcontroller to directly download boot code
from page 0, without requiring any command or
address input sequence. The Automatic Page 0
Read option is particularly suited for applications
that boot from the NAND.
Devices delivered with Automatic Page 0 Read at
Power-Up can have the Chip Enable Don’t Care
option either enabled or disabled. For details on
how to order the different options, refer to Table
Automatic Page 0 Read Description. At power-
up, once the supply voltage has reached the
threshold level, VDDth, all digital outputs revert to
their reset state and the internal NAND device
functions (reading, writing, erasing) are enabled.
The device then automatically switches to read
mode where, as in any read operation, the device
is busy for a time tBLBH1 during which data is trans-
ferred to the Page Buffer. Once the data transfer is
complete the Ready/Busy signal goes High. The
data can then be read out sequentially on the I/O
bus by pulsing the Read Enable, R, signal. Figure
20. and Figure 21. show the power-up waveforms
for devices featuring the Automatic Page 0 Read
option.
Chip Enable Don’t Care Enabled. If the device
is delivered with Chip Enable Don’t Care and Au-
tomatic Page 0 Read at Power-up, only the first
page (Page 0) will be automatically read after the
power-up sequence. Refer to Figure 20..
Chip Enable Don’t Care Disabled. If the device
is delivered with the Automatic Page 0 Read op-
tion only (Chip Enable Don’t Care disabled), the
device will automatically enter Sequential Row
Read mode (Automatic Memory Download) after
the power-up sequence, and start reading Page 0,
Page 1, etc., until the last memory location is
reached, each new page being accessed after a
time tBLBH1.
The Sequential Row Read operation can be inhib-
ited or interrupted by de-asserting E (set to VIH) or
by issuing a command.
Figure 20. Chip Enable Don’t Care Enabled and Automatic Page 0 Read at Power-Up
Note: 1.
VDDth is equal to 2.5V for 3V Power Supply devices and to 1.5V for 1.8V Power Supply devices.
VDD
W
E
AL
CL
RB
R
I/O
tBLBH1
Data
N
Data
N+1
Data
N+2
Last
Data
Busy
Data Output
from Address N to Last Byte or Word in Page
VDDth (1)
ai08443b
相關(guān)PDF資料
PDF描述
NAND128W4A3AN6E 8M X 16 FLASH 3V PROM, 10000 ns, PDSO48
NAND128W4A1AV6 8M X 16 FLASH 3V PROM, 10000 ns, PDSO48
NAND512R3M0BZBE SPECIALTY MEMORY CIRCUIT, PBGA107
NAND512W3A2SN6E 64M X 8 FLASH 3V PROM, PDSO48
NAND99R3M2AZBB5E SPECIALTY MEMORY CIRCUIT, PBGA107
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND16GAH0HZA5E 制造商:Micron Technology Inc 功能描述:NAND EMMC - Trays
NAND16GAH0HZA5F 制造商:Micron Technology Inc 功能描述:NAND EMMC - Tape and Reel
NAND16GAHAPZO6E 制造商:Micron Technology Inc 功能描述:AUTOMOTIVE - Trays
NAND16GW3B6DPA6E 功能描述:IC FLASH 16GBIT 114LFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:512M（64M x 8） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 其它名稱:497-5040
NAND16GW3B6DPA6F 功能描述:IC FLASH 16GBIT 114LFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:512M（64M x 8） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 其它名稱:497-5040
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*