![](http://datasheet.mmic.net.cn/280000/MTD5N25E_datasheet_16099164/MTD5N25E_1.png)
1
Motorola, Inc. 1995
N–Channel Enhancement–Mode Silicon Gate
This advanced TMOS E–FET is designed to withstand high
energy in the avalanche and commutation modes. The new energy
efficient design also offers a drain–to–source diode with a fast
recovery time. Designed for low voltage, high speed switching
applications in power supplies, converters and PWM motor
controls, these devices are particularly well suited for bridge circuits
where diode speed and commutating safe operating areas are
critical and offer additional safety margin against unexpected
voltage transients.
Avalanche Energy Specified
Source–to–Drain Diode Recovery Time Comparable to a
Discrete Fast Recovery Diode
Diode is Characterized for Use in Bridge Circuits
IDSS and VDS(on) Specified at Elevated Temperature
Surface Mount Package Available in 16 mm, 13–inch/2500
Unit Tape & Reel, Add –T4 Suffix to Part Number
MAXIMUM RATINGS
(TC = 25
°
C unless otherwise noted)
Rating
Symbol
Value
Unit
Drain–Source Voltage
VDSS
VDGR
VGS
VGSM
250
Vdc
Drain–Gate Voltage (RGS = 1.0 M
)
Gate–Source Voltage — Continuous
250
Vdc
— Non–repetitive (tp
≤
10 ms)
±
20
±
40
Vdc
Vpk
Drain Current — Continuous
— Continuous @ 100
°
C
— Single Pulse (tp
≤
10
μ
s)
Total Power Dissipation @ TC = 25
°
C
Derate above 25
°
C
Total Power Dissipation @ TA = 25
°
C, when mounted to minimum recommended pad size
ID
ID
IDM
5.0
3.2
15
Adc
Apk
PD
50
0.4
1.75
Watts
W/
°
C
Watts
Operating and Storage Temperature Range
TJ, Tstg
EAS
–55 to 150
°
C
Single Pulse Drain–to–Source Avalanche Energy — Starting TJ = 25
°
C
(VDD = 80 Vdc, VGS = 10 Vdc, IL = 7.5 Apk, L = 3.0 mH, RG = 25
)
84
mJ
Thermal Resistance — Junction to Case
— Junction to Ambient
— Junction to Ambient, when mounted to minimum recommended pad size
R
θ
JC
R
θ
JA
R
θ
JA
TL
2.50
100
71.4
°
C/W
Maximum Temperature for Soldering Purposes, 1/8
″
from case for 10 seconds
260
°
C
Designer’s Data for “Worst Case” Conditions
— The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit
curves — representing boundaries on device characteristics — are given to facilitate “worst case” design.
E–FET and Designer’s are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Thermal Clad is a trademark of the Bergquist Company.
Preferred
devices are Motorola recommended choices for future use and best overall value.
REV 1
Order this document
by MTD5N25E/D
SEMICONDUCTOR TECHNICAL DATA
TMOS POWER FET
5.0 AMPERES
250 VOLTS
RDS(on) = 1.0 OHM
Motorola Preferred Device
D
S
G
CASE 369A–13, Style 2
DPAK