- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90866AG2 (ZARLINK SEMICONDUCTOR INC) Flexible 4 K x 2.4 K Channel Digital Switch with H.110 Interface and 2.4 K x 2.4 K Local Switch PDF資料下載
參數(shù)資料
| 型號： | MT90866AG2 |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | Flexible 4 K x 2.4 K Channel Digital Switch with H.110 Interface and 2.4 K x 2.4 K Local Switch |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PBGA344 |
| 封裝： | 27 X 27 MM, LEAD FREE, PLASTIC, MS-034, BGA-344 |
| 文件頁數(shù)： | 26/86頁 |
| 文件大?。?/td> | 701K |
| 代理商： | MT90866AG2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
MT90866
Data Sheet
26
Zarlink Semiconductor Inc.
channel) of the time slot that will be switched to the local STo streams. During the message mode, only the lower 8
bits (8 least significant bits) of the local connection memory low bits are transferred to the STo pins.
In the sub-rate switching mode, although the output channels are divided up into 2 or 4-bit channels, the input
streams still have 8-bit channel boundaries. Therefore, it is necessary to indicate which bits in the input 8-bit
channel will be switched out to the 2 or 4-bit channel. When 2-bit or 4-bit sub-rate switching is enabled, the
LSRS1-0 bits in the local connection memory high define which bit positions contains the sub-rate data.
14.0 Bit Error Rate Test
The MT90866 offers users a Bit Error Rate (BER) test feature for the backplane and the local interfaces. The
circuitry of the BER test consists of a transmitter and a receiver on both interfaces that can transmit and receive the
BER patterns independently. The transmitter can output a pseudo random patterns of the form 2
15
- 1 to any
channel and any stream within a frame time. For the test, users can program the output channel and stream
through the backplane or local connection memory and the input channel and stream using Local or Backplane
BER Input Selection (BIS) registers. See Table 16 on page 54 and Table 18 on page 54 for the LBIS and the BBIS
registers contents, respectively.
The receiver receives the BER pattern and does an internal BER pattern comparison. For backplane interface, the
comparison result is stored in the Backplane BER register (BBERR). For local interface, the result is stored in the
Local BER register (LBERR).
15.0 External Tristate Control
The MT90866 has the flexibility to provide users with the choice of external per-channel tristate control. Two control
signals are provided. For the backplane interface, it is the BCSTo output. For the local interface, it is the LCSTo
output. Each control signal has a data rate of 32.768 Mb/s with 4,096 control bits per frame. Each bit position
corresponds to a specific output stream and channel location. When the control bit is high, the corresponding
output channel is in the high impedance state, whereas when the control bit is low, the corresponding output
channel has active output data.
15.1 BCSTo Control Stream
When the STio0-31 streams are in the 8 Mb/s mode, the STio0_Ch0 control bit of the BCSTo stream is advanced by
thirty-six C32/64o 32.768 Mb/s clock cycles from the backplane frame boundary. See Figure 6, "Backplane Control
(BCSTo) Timing when the STio data rate is 8 Mb/s" on page 26 for the BCSTo control bit pattern.
When the STio0-15 streams are in the 16 Mb/s mode, the STio0_Ch0 control bit of the BCSTo is advanced by
thirty-six C32/64o 32.768 Mb/s clock cycles from the backplane frame boundary. See Figure 7, "Backplane Control
(BCSTo) Timing when the STio data rate is 16 Mb/s" on page 27 for the BCSTo control bit pattern.
Figure 6 - Backplane Control (BCSTo) Timing when the STio data rate is 8 Mb/s
BCSTo0
Thirty-six c32o cycles
c32o
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
S
C8_A_io,
C8_B_io
Frame
Boundary
Frame
Boundary
(8 Mb/s Mode)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90869 | Flexible 16K Digital Switch (F16kDX) |
| MT90869AG | Flexible 16K Digital Switch (F16kDX) |
| MT90870 | Flexible 12 k Digital Switch (F12kDX) |
| MT90871AV | Flexible 8K Digital Switch (F8KDX) |
| MT90871 | Flexible 8K Digital Switch (F8KDX) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90866AL | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:WAN Access Switch |
| MT90868AG | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 32KX8K/8KX8K/1K X 1K 1.8V/3.3V 466BGA - Trays |
| MT90868AG2 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 32KX8K/8KX8K/1K X 1K 1.8V/3.3V 466BGA - Trays |
| MT90869 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Flexible 16K Digital Switch (F16kDX) |
| MT90869AG | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 16KX16K/8KX8K 1.8V/3.3V 272BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F16KDX 272PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F16KDX 272PBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。