參數(shù)資料
型號(hào)： MT9074
廠商： Mitel Networks Corporation
英文描述： T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
中文描述： T1/E1/J1收發(fā)單芯片收發(fā)器（T1/E1/J1收發(fā)單片收發(fā)器）
文件頁(yè)數(shù)： 7/120頁(yè)
文件大?。?/td> 362K
代理商： MT9074
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
Advance Information
MT9074
7
To accommodate some special applications, the
MT9074 also supports a digital framer only mode by
providing direct access to the transmit and receive
data in digital format, i.e. by-passing the analog LIU
front-end.
The digital portion of the MT9074 connects selected
channels of an incoming stream of time multiplexed
2.048 Mbit/s PCM channels to the transmit payload
of either the T1 or E1 trunk, while the receive
payload is connected to the ST-BUS 2.048 Mbit/s
backplane bus for both data and signalling with
channel times and the frame boundary synchronous
to the transmit side. Control, reporting and
conditioning of the line is implemented via a parallel
microprocessor interface.
The MT9074 has a comprehensive suite of status,
alarm,
performance
monitoring
features. These include counters for BPVs, CRC
errors, F-bit errors (T1 only), E-bit errors (E1 only),
errored frame alignment signals (E1 only), BERT,
OOF (T1 only), and RAI and continuous CRC errors
(E1 only). Also, included are transmission error
insertion for BPVs, CRC-6 errors (T1 only), CRC-4
errors (E1 only), framing bit errors (T1 only), frame
and non-frame alignment signal errors (E1 only),
payload errors and loss of signal errors. A built-in
PRBS generator (2
15
-1) can be connected to any
combination of outgoing channels; an equivalent
PRBS
error
detector
connected to any combination of receive channels.
and
reporting
can
be
independently
A complete set of loopbacks has been implemented,
which include digital, remote, ST-BUS, payload,
local, metallic and remote time slot.
The MT9074 also provides a comprehensive set of
maskable interrupts. Interrupt sources consist of
synchronization
status,
indication and overflow, timer status, slip indication,
maintenance
functions
associated signaling bit changes.
alarm
status,
counter
and
receive
channel
In T1 mode the framer operates in any one of the
framing
modes:
D4,
Superframe (ESF). The ESF FDL bits of the MT9074
can be accessed either through the data link pins
TxDL, RxDL, RxDLCLK and TxDLCLK, or through
internal registers for Bit Oriented Messages, or
through a built-in HDLC. A second HDLC may be
connected to DS1 channel 24 for the ISDN Primary
Rate signaling applications.
SLC-96
and
Extended
In E1 mode the MT9074 operates in either
termination or transparent modes selectable via
software control. In the termination mode the CRC-4
calculation is performed as part of the framing
algorithm. In the transmit transparent mode, no
framing or signalling is imposed on the data transmit
from DSTi on the line. In addition, the MT9074
optionally allows the data link maintenance channel
to be modified and updates the CRC-4 remainder
bits to reflect the modification. All channel, framing
and signalling data passes through the device
unaltered. This is useful for intermediate point
applications of a PCM 30 link where the data link
data is modified, but the error information
transported by the CRC-4 bits must be passed to the
terminating end. In the receive transparent mode,
the received line data is channelled to DSTo with
framing operations disabled, consequently, the data
passes through the slip buffer and drives DSTo with
an arbitrary alignment.
In E1 mode the S
a
bits can be accessed by the
MT9074 in the following three ways:
Programming a register;
Data link pins TxDL, RxDL, RxDLCLK and
TxDLCLK;
HDLC Controller with a 128 byte FIFO.
A second HDLC Controller with a 128 byte FIFO is
available for connection to timeslot 16 in E1 mode.
Functional Description
MT9074 Line Interface Unit (LIU)
Receiver
The receiver portion of the MT9074 LIU consists of
an input signal peak detector, an optional equalizer
with two separate high pass sections, a smoothing
filter, data and clock slicers and a clock extractor.
Receive equalization gain can be set manually (i.e.,
software) or it can be determined automatically by
peak detectors.
The output of the receive equalizer is conditioned by
a smoothing filter and is passed on to the clock and
data slicer. The clock slicer output signal drives a
phase locked loop, which generates an extracted
clock (C1.50). This extracted clock is used to sample
the output of the data comparator
In T1 mode, the receiver portion of the LIU can
reliably recover clock and data from signals
attenuated by up to 36 dB @ 772 kHz (translates to
6000 ft. of PIC 24 AWG cable) and tolerate jitter to
the maximum specified by AT&T TR 62411 (see
Figure 3).
In E1 mode the receiver portion of the LIU can
reliably recover clock and data from signals
相關(guān)PDF資料
PDF描述
MT9075B E1 Single Chip Transceiver
MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
MT9075 E1 Single Chip Transceiver
MT9075A E1 Single Chip Transceiver
MT9075AL E1 Single Chip Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9074_05 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
MT9074AL 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AP 制造商:Microsemi Corporation 功能描述:
MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*