參數(shù)資料
型號(hào)： MT9074
廠商： Mitel Networks Corporation
英文描述： T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
中文描述： T1/E1/J1收發(fā)單芯片收發(fā)器（T1/E1/J1收發(fā)單片收發(fā)器）
文件頁(yè)數(shù)： 61/120頁(yè)
文件大小： 362K
代理商： MT9074
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
Advance Information
MT9074
61
Bit
Name
Functional Description
7
TFSYNI
Terminal Frame Synchronization
Interrupt
. When unmasked this
interrupt bit goes high whenever a
change of state of terminal frame
synchronization condition exists.
Reading this register clears this bit.
6
MFSYNI
Multiframe
Interrupt
. When unmasked this
interrupt bit goes high whenever a
change of state of multiframe
synchronization condition exists.
Reading this register clears this bit.
Synchronization
5
- - -
Unused
.
4
AISI
Alarm Indication Signal Interrupt
.
When unmasked this interrupt bit
goes high whenever a change of
state of received all ones condition
exists. Reading this register clears
this bit.
3
LOSI
Loss of Signal Interrupt.
When
unmasked this interrupt bit goes
high whenever a change of state of
loss of signal (either analog - signal
40 dB below nominal or digital - 192
consecutive 0’s received) condition
exists. Reading this register clears
this bit.
2
SEI
Severely Errored Frame Interrupt
.
When unmasked this interrupt bit
goes high whenever a sequence of
2 framing errors out of 6 occurs.
Reading this register clears this bit.
1
TxSLPI
Transmit SLIP Interrupt
. When
unmasked this interrupt goes high
whenever a controlled frame slip
occurs in the transmit elastic buffer.
Reading this register clears this bit.
0
RxSLPI
Receive SLIP Interrupt
. When
unmasked this interrupt bit goes
high whenever a controlled frame
slip occurs in the receive elastic
buffer. Reading this register clears
this bit.
Table 66 - Interrupt Word Zero
(Page 4, Address 1BH) (T1)
Bit
Name
Functional Description
7
FEI
Framing Bit Error Interrupt.
When
unmasked this interrupt bit goes high
whenever an erroneous framing bit is
detected (provided the circuit is in
terminal frame sync). Reading this
register clears this bit.
6
CRCI
CRC-6
unmasked this interrupt bit goes high
whenever a local CRC-6 error occurs.
Reading this register clears this bit.
Error
Interrupt
.
When
5
YELI
Yellow
unmasked this interrupt bit goes high
upon detection of a yellow alarm.
Reading this register clears this bit.
Alarm
Interrupt
.
When
4
COFAI
Change
Interrupt
.
interrupt bit goes high whenever a
change of frame alignment occurs
after a reframe. Reading this register
clears this bit.
of
When
Frame
Alignment
unmasked
this
3
BPVI
Bipolar Violation Interrupt
. When
unmasked this interrupt bit goes high
whenever
a
(excluding
B8ZS
encountered. Reading this register
clears this bit.
bipolar
violation
encoding)
is
2
PRBSI
Psuedo Random Bit Sequence
Error Interrupt
. When unmasked this
interrupt bit goes high upon detection
of an error with a channel selected for
PRBS testing. Reading this register
clears this bit.
1
PDVI
Pulse Density Violation Interrupt
.
When unmasked this interrupt bit goes
high whenever in the absence of B8ZS
coding a sequence of 16 consecutive
zeros is received on the line, or the
incoming pulse density is less than N
ones in a time frame of 8(N+1) where
N = 1 to 23. In the case of B8ZS
coding, the interrupt is set upon
detection of 8 consecutive zeros.
Reading this register clears this bit.
0
- - -
Unused
.
Table 67 - Interrupt Word One
(Page 4, Address 1CH) (T1)
相關(guān)PDF資料
PDF描述
MT9075B E1 Single Chip Transceiver
MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
MT9075 E1 Single Chip Transceiver
MT9075A E1 Single Chip Transceiver
MT9075AL E1 Single Chip Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9074_05 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
MT9074AL 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AP 制造商:Microsemi Corporation 功能描述:
MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*