參數(shù)資料
型號: MT48LC2M32B2
廠商: Micron Technology, Inc.
英文描述: SYNCHRONOUS DRAM
中文描述: 同步DRAM
文件頁數(shù): 50/53頁
文件大?。?/td> 1818K
代理商: MT48LC2M32B2
50
64Mb: x32 SDRAM
64MSDRAMx32_5.p65 – Rev. B; Pub. 6/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
64Mb: x32
SDRAM
ALTERNATING BANK WRITE ACCESSES
1
tCH
tCL
tCK
CLK
DQ
D
IN
m
tDH
tDS
D
IN
m
+ 1
D
IN
m
+ 2
D
IN
m
+ 3
COMMAND
tCMH
tCMS
NOP
NOP
ACTIVE
NOP
WRITE
NOP
NOP
ACTIVE
tDH
tDS
tDH
tDS
tDH
tDS
ACTIVE
WRITE
D
IN
b
tDH
tDS
D
IN
b
+ 1
D
IN
b
+ 3
tDH
tDS
tDH
tDS
ENABLE AUTO PRECHARGE
DQM /
DQML, DQMH
A0-A9
BA0, BA1
A10
tCMH
tCMS
tAH
tAS
tAH
tAS
tAH
tAS
ROW
ROW
ROW
ROW
ENABLE AUTO PRECHARGE
ROW
ROW
BANK 0
BANK 0
BANK 1
BANK 0
BANK 1
CKE
tCKH
tCKS
D
IN
b
+ 2
tDH
tDS
COLUMN
b
2
COLUMN
m
2
tRP - BANK 0
tRAS - BANK 0
t
RC - BANK 0
tRCD - BANK 0
t
t
RCD - BANK 0
tWR - BANK 0
WR - BANK 1
tRCD - BANK 1
t
RRD
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
NOTE:
1. For this example, the burst length = 4.
2. Faster frequencies require two clocks (when
t
WR >
t
CK).
3. A8 and A9 = “Don’t Care.”
*CAS latency indicated in parentheses.
-5
-6
-7
SYMBOL*
t
DH
t
DS
t
RAS
t
RC
t
RCD
t
RP
t
RRD
t
WR
MIN
1
1.5
38.7
55
15
15
10
2
t
CK
MAX
MIN
1
1.5
42
60
18
18
12
1 CLK+
6
MAX
MIN
1
2
42
70
20
20
14
1 CLK+
7
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
120,000
120,000
TIMING PARAMETERS
-5
-6
-7
SYMBOL*
t
AH
t
AS
t
CH
t
CL
t
CK (3)
t
CK (2)
t
CK (1)
t
CKH
t
CKS
t
CMH
t
CMS
MIN
1
1.5
2
2
5
MAX
MIN
1
1.5
2.5
2.5
6
10
20
1
2
1
1.5
MAX
MIN
1
2
2.75
2.75
7
10
20
1
2
1
2
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1
1.5
1
1.5
相關(guān)PDF資料
PDF描述
MT48LC32M8A2 SYNCHRONOUS DRAM
MT48LC16M16A2 SYNCHRONOUS DRAM
MT48LC64M4A2 SYNCHRONOUS DRAM
MT48LC4M32B2 SYNCHRONOUS DRAM
MT48LC4M32LFFC SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC2M32B2-6G 制造商:Micron Technology Inc 功能描述: