
41
64Mb: x32 SDRAM
64MSDRAMx32_5.p65 – Rev. B; Pub. 6/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
64Mb: x32
SDRAM
SINGLE READ
1
*CAS latency indicated in parentheses.
ALL BANKS
tCH
tCL
tCK
tAC
tLZ
tRP
tRAS
tRC
tRCD
CAS Latency
DQM /
DQML, DQMH
CKE
CLK
A0-A9
DQ
BA0, BA1
A10
tOH
D
OUT
m
tCMH
tCMS
tAH
tAS
tAH
tAS
tAH
tAS
ROW
ROW
BANK
BANK
BANK
ROW
ROW
BANK
tHZ
COMMAND
tCMH
tCMS
PRECHARGE
ACTIVE
NOP
READ
NOP
ACTIVE
DISABLE AUTO PRECHARGE
SINGLE BANK
tCKH
tCKS
COLUMN
m
2
T0
T1
T2
T4
T3
T5
DON’T CARE
NOTE:
1. For this example, the burst length = 1, the CAS latency = 2, and the READ burst is followed by a “manual” PRECHARGE.
2. A8, A9 = “Don’t Care.”
TIMING PARAMETERS
-5
-6
-7
SYMBOL*
t
AC (3)
t
AC (2)
t
AC (1)
t
AH
t
AS
t
CH
t
CL
t
CK (3)
t
CK (2)
t
CK (1)
t
CKH
t
CKS
MIN
MAX
4.5
-
-
MIN
MAX
5.5
7.5
17
MIN
MAX
5.5
8
17
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1
1
1
2
1.5
2
2
5
-
-
1
1.5
1.5
2.5
2.5
6
10
20
1
1.5
2.75
2.75
7
10
20
1
2
t
CMH
t
CMS
t
HZ (3)
t
HZ (2)
t
HZ (1)
t
LZ
t
OH
t
RAS
t
RC
t
RCD
t
RP
1
1
1
2
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1.5
1.5
4.5
-
-
5.5
7.5
17
5.5
8
17
1
1
2
42
60
18
18
1
1.5
38.7
55
15
15
2.5
42
70
20
20
120,000
120,000
120,000
-5
-6
-7
SYMBOL*
MIN
MAX
MIN
MAX
MIN
MAX
UNITS