- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384755 > MT48LC2M32B2 (Micron Technology, Inc.) SYNCHRONOUS DRAM PDF資料下載
參數(shù)資料
| 型號： | MT48LC2M32B2 |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | SYNCHRONOUS DRAM |
| 中文描述： | 同步DRAM |
| 文件頁數(shù)： | 28/53頁 |
| 文件大小： | 1818K |
| 代理商： | MT48LC2M32B2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
28
64Mb: x32 SDRAM
64MSDRAMx32_5.p65 – Rev. B; Pub. 6/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
64Mb: x32
SDRAM
TRUTH TABLE 4 – CURRENT STATE BANK
n
, COMMAND TO BANK
m
(Notes: 1-6; notes appear below and on next page)
CURRENT STATE
Any
CS# RAS# CAS# WE#
H
X
L
H
X
X
L
L
L
H
L
H
L
L
L
L
L
H
L
H
L
L
L
L
L
H
L
H
L
L
L
L
L
H
L
H
L
L
L
L
L
H
L
H
L
L
COMMAND (ACTION)
COMMAND INHIBIT (NOP/Continue previous operation)
NO OPERATION (NOP/Continue previous operation)
Any Command Otherwise Allowed to Bank
m
ACTIVE (Select and activate row)
READ (Select column and start READ burst)
WRITE (Select column and start WRITE burst)
PRECHARGE
ACTIVE (Select and activate row)
READ (Select column and start new READ burst)
WRITE (Select column and start WRITE burst)
PRECHARGE
ACTIVE (Select and activate row)
READ (Select column and start READ burst)
WRITE (Select column and start new WRITE burst)
PRECHARGE
ACTIVE (Select and activate row)
READ (Select column and start new READ burst)
WRITE (Select column and start WRITE burst)
PRECHARGE
ACTIVE (Select and activate row)
READ (Select column and start READ burst)
WRITE (Select column and start new WRITE burst)
PRECHARGE
NOTES
X
H
X
H
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
X
H
X
H
H
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
L
L
Idle
Row
Activating,
Active, or
Precharging
Read
(Auto
Precharge
Disabled)
Write
(Auto
Precharge
Disabled)
Read
(With Auto
Precharge)
7
7
7, 10
7, 11
9
7, 12
7, 13
7, 8, 14
7, 8, 15
9
Write
(With Auto
Precharge)
7, 8, 16
7, 8, 17
9
NOTE:
1. This table applies when CKE
n-1
was HIGH and CKE
n
is HIGH (see Truth Table 2) and after
t
XSR has been
met (if the previous state was self refresh).
2. This table describes alternate bank operation, except where noted; i.e., the current state is for bank
n
and the commands shown are those allowed to be issued to bank m (assuming that bank
m
is in such a
state that the given command is allowable). Exceptions are covered in the notes below.
3. Current state definitions:
Idle: The bank has been precharged, and
t
RP has been met.
Row Active: A row in the bank has been activated, and
t
RCD has been met. No data bursts/
accesses and no register accesses are in progress.
Read: A READ burst has been initiated, with auto precharge disabled, and has not yet
terminated or been terminated.
Write: A WRITE burst has been initiated, with auto precharge disabled, and has not yet
terminated or been terminated.
Read w/Auto
Precharge Enabled: Starts with registration of a READ command with auto precharge enabled, and
ends when
t
RP has been met. Once
t
RP is met, the bank will be in the idle state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT48LC32M8A2 | SYNCHRONOUS DRAM |
| MT48LC16M16A2 | SYNCHRONOUS DRAM |
| MT48LC64M4A2 | SYNCHRONOUS DRAM |
| MT48LC4M32B2 | SYNCHRONOUS DRAM |
| MT48LC4M32LFFC | SYNCHRONOUS DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT48LC2M32B2-6G | 制造商:Micron Technology Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。