參數(shù)資料
型號: MSC8101M1250F
廠商: MOTOROLA INC
元件分類: 數(shù)字信號處理
英文描述: Network Digital Signal Processor
中文描述: 64-BIT, 62.5 MHz, OTHER DSP, PBGA332
封裝: 17 X 17 MM, LIDDED FLIP CHIP, PLASTIC, BGA-332
文件頁數(shù): 11/28頁
文件大?。?/td> 378K
代理商: MSC8101M1250F
Silicon Errata for the MSC8101 Processor, Mask 0K40A, Rev. 5
Freescale Semiconductor
11
CPM5
Data Corruption on SDMA Flyby
Date Added:
5/30/2000
Description:
The data of an SDMA write, which follows a SDMA flyby read in the local bus
may be corrupted.
Workaround:
None
System Number:
1720
Fix Plan:
Rev A
0K40A
CPM6
Erroneous Report of Overrun on FCC
Date Added:
5/30/2000
Description:
Spurious overrun indications on the FCC may occur in the following cases:
1.
After a stop transmit command is issued.
2.
Following a CTS lost condition.
3.
Late collision under ethernet.
Workaround:
None
System Number:
1746
Fix Plan:
Rev A
0K40A
CPM7
Erroneous Report of Overrun With Fast Ethernet
Date Added:
5/30/2000
Description:
If the CRS (carrier sense) signal is negated while fast ethernet frame is transmitted,
an overrun error may occur and the FCC may have to be reset.
Workaround:
None
System Number:
1752
Fix Plan:
Rev A
0K40A
CPM8
Error on Transmit On Demand Register
Date Added:
5/30/2000
Description:
The TODR mechanism may freeze serial channels.
Workaround:
Do not use TODR.
System Number:
2484
Fix Plan:
Rev A
0K40A
CPM9
Erroneous Reception of ATM Cell
Date Added:
5/30/2000
Description:
Under certain conditions, an ATM receiver may receive cells of PHYs which were
not addressed for it. Details of the condition:
ATM receiver in UTOPIA slave mode.
FIFO full condition occurred (this happens only when the transmitter vio-
lates the UTOPIA standard requirements: transmits data without CLAV).
Transmitter changed selected PHY number.
FIFO full condition ended (CPM read some data from FIFO).
Workaround:
Use different VPI/VCI for different PHYs or expect the cells to be discarded by
higher-level protocol software.
System Number:
2493
Fix Plan:
Rev A
0K40A
Table 2.
Silicon Errata (Continued)
Errata
Number
Errata Description
Applies
to Mask
相關(guān)PDF資料
PDF描述
MSC8101 Network Digital Signal Processor
MSC8122_07 Quad Digital Signal Processor
MSC8122 Quad Core 16-Bit Digital Signal Processor
MSC8126 Quad Digital Signal Processor
MSC8144EC Quad Core Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8101M1375C 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Network Digital Signal Processor
MSC8101M1375F 功能描述:DSP 16BIT 275MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101M1500F 功能描述:DSP 16BIT 300MHZ CPM 332-FCPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8101UG/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Network Digital Signal Processor
MSC8101VT1250F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤