- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383632 > mPD705101 (NEC Corp.) V831TM 32-BIT MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號： | mPD705101 |
| 廠商： | NEC Corp. |
| 英文描述： | V831TM 32-BIT MICROPROCESSOR |
| 中文描述： | V831TM 32位微處理器 |
| 文件頁數(shù)： | 41/72頁 |
| 文件大?。?/td> | 302K |
| 代理商： | MPD705101 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
μ
PD705101
41
Instruction
Operand(s)
Format
CY
OV
S
Z
Function
SHR
reg1, reg2
I
0
Logical right shift. reg2 is logically shifted to
the right by the displacement specified by the
low-order five bits of reg1 (0 is put on the MSB).
The result is written into reg2.
imm5, reg2
II
0
Logical right shift. reg2 is logically shifted to
the right by the displacement specified by imm5,
zero-extended to a word. The result is written
into reg2.
SHRD3
reg1, reg2,
reg3
VIII
–
–
–
–
Right shift of concatenation. The 64 bits
consisting of reg3 (high order) and reg2
(low order) are logically shifted to the right by
the displacement specified by the low-order five
bits of reg1. The low-order 32 bits of the result
are written into reg3.
ST.B
reg2,
disp16[reg1]
VI
–
–
–
–
Byte store. disp16, sign-extended to a word,
is added to reg1 to produce an unsigned 32-bit
address. The low-order one byte of data in reg2
is stored at the resulting address.
ST.H
reg2,
disp16[reg1]
VI
–
–
–
–
Halfword store. disp16, sign-extended to a
word, is added to reg1 to produce an unsigned
32-bit address. The low-order two bytes of the
data in reg2 are stored at the resulting address.
Bit 0 of the unsigned 32-bit address is masked
to 0.
ST.W
reg2,
disp16[reg1]
VI
–
–
–
–
Word store. disp16, sign-extended to a word,
is added to reg1 to produce an unsigned 32-bit
address. The word of data in reg2 is stored at
the resulting address. Bits 0 and 1 of the
unsigned 32-bit address are masked to 0.
STBY
IX
–
–
–
–
Processor stop. The processor is placed in
stop mode.
STSR
regID,reg2
II
–
–
–
–
System register store. The contents of the
system register identified by the system
register number (regID) are set in reg2.
SUB
reg1,reg2
I
Subtraction. reg1 is subtracted from reg2.
The difference is written into reg2.
TRAP
vector
II
–
–
–
–
Software trap. The return PC and PSW are
saved in the system registers:
PSW.EP = 1
→
Save in FEPC, FEPSW
PSW.EP = 0
→
Save in EIPC, EIPSW
The exception code is set in the ECR:
PSW.EP = 1
→
Set in FECC
PSW.EP = 0
→
Set in EICC
PSW flags are set:
PSW.EP = 1
→
Set NP and ID
PSW.EP = 0
→
Set EP and ID
Program execution jumps to the trap handler
address corresponding to the trap vector (0-31)
specified by vector and begins exception
handling.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| mPD705101GM-100-8ED | V831TM 32-BIT MICROPROCESSOR |
| mPD784037 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| mPD784031 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| mPD784035 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| mPD784036 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPD705101GM-100-8ED | 制造商:NEC 制造商全稱:NEC 功能描述:V831TM 32-BIT MICROPROCESSOR |
| MP-D70P-100/240V | 制造商:Panasonic Electric Works 功能描述: |
| MPD784031 | 制造商:NEC 制造商全稱:NEC 功能描述:16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| MPD784035 | 制造商:NEC 制造商全稱:NEC 功能描述:16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| MPD784036 | 制造商:NEC 制造商全稱:NEC 功能描述:16/8-BIT SINGLE-CHIP MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。