- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383632 > mPD705101 (NEC Corp.) V831TM 32-BIT MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號： | mPD705101 |
| 廠商： | NEC Corp. |
| 英文描述： | V831TM 32-BIT MICROPROCESSOR |
| 中文描述： | V831TM 32位微處理器 |
| 文件頁數(shù)： | 40/72頁 |
| 文件大?。?/td> | 302K |
| 代理商： | MPD705101 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
μ
PD705101
40
Instruction
Operand(s)
Format
CY
OV
S
Z
Function
SAR
reg1 ,reg2
I
0
Arithmetic right shift. reg2 is arithmetically
shifted to the right by the displacement
specified by the low-order five bits of reg1
(MSB value is copied to the MSB in sequence).
The result is written into reg2.
imm5, reg2
II
0
Arithmetic right shift. reg2 is arithmetically
shifted to the right by the displacement specified
by imm5, zero-extended to a word. The result is
written into reg2.
SATADD3
reg1, reg2,
reg3
VIII
Saturatable addition. reg1 and reg2 are added
together as signed integers.
[If no overflow has occurred:]
The result is written into reg3.
[If an overflow has occurred:]
The SAT bit is set. If the result is positive,
the positive maximum is written into reg3; if
the result is negative, the negative maximum
is written into reg3.
SATSUB3
reg1, reg2,
reg3
VIII
Saturatable subtraction. reg1 is subtracted from
reg2 as signed integers.
[If no overflow has occurred:]
The result is written into reg3.
[If an overflow has occurred:]
The SAT bit is set. If the result is positive,
the positive maximum is written into reg3; if
the result is negative, the negative maximum
is written into reg3.
SETF
imm5, reg2
II
–
–
–
–
Set flag condition. reg2 is set to 1 if the
condition specified by the low-order four bits of
imm5 matches the condition flag; otherwise it is
set to 0.
SHL
reg1, reg2
I
0
Logical left shift. reg2 is logically shifted to the
left (0 is put on the LSB) by the displacement
specified by the low-order five bits of reg1. The
result is written into reg2.
imm5, reg2
II
0
Logical left shift. reg2 is logically shifted to the
left by the displacement specified by imm5,
zero-extended to a word. The result is written
into reg2.
SHLD3
reg1, reg2,
reg3
VIII
–
–
–
–
Left shift of concatenation. The 64 bits
consisting of reg3 (high order) and reg2
(low order) are logically shifted to the left by the
displacement specified by the low-order five bits
of reg1. The high-order 32 bits of the result are
written into reg3.
相關PDF資料 |
PDF描述 |
|---|---|
| mPD705101GM-100-8ED | V831TM 32-BIT MICROPROCESSOR |
| mPD784037 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| mPD784031 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| mPD784035 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| mPD784036 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MPD705101GM-100-8ED | 制造商:NEC 制造商全稱:NEC 功能描述:V831TM 32-BIT MICROPROCESSOR |
| MP-D70P-100/240V | 制造商:Panasonic Electric Works 功能描述: |
| MPD784031 | 制造商:NEC 制造商全稱:NEC 功能描述:16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| MPD784035 | 制造商:NEC 制造商全稱:NEC 功能描述:16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| MPD784036 | 制造商:NEC 制造商全稱:NEC 功能描述:16/8-BIT SINGLE-CHIP MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。