- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98027 > MPC92474FA (FREESCALE SEMICONDUCTOR INC) 700 MHz, OTHER CLOCK GENERATOR, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | MPC92474FA |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 700 MHz, OTHER CLOCK GENERATOR, PQFP48 |
| 封裝： | LQFP-48 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大小： | 172K |
| 代理商： | MPC92474FA |
Advanced Clock Drivers Devices
4
Freescale Semiconductor
MPC92474
PREL
IM
IN
AR
Y
S_DATA
Input
0
LVCMOS
Serial configuration data input.
S_CLOCK
Input
0
LVCMOS
Serial configuration clock input.
M[0:8]
Input
000100000
LVCMOS
Parallel configuration for PLL feedback divider (M).
M is sampled on the low-to-high transition of P_LOAD.
NA[2:0]
Input
011
LVCMOS
Parallel configuration for Post-PLL divider (NA).
N is sampled on the low-to-high transition of P_LOAD.
NB[2:0]
Input
011
LVCMOS
Parallel configuration for Post-PLL divider (NB).
N is sampled on the low-to-high transition of P_LOAD.
P_DIV
Input
M
LVCMOS
Prescale divider (P) configuration.
OE_A
Input
1
LVCMOS
Output enable (active high) for FOUTA0.
The output enable is synchronous to the output clock to eliminate the possibility
of runt pulses on the FOUT output. OE = L low stops FOUT in the logic low state
(FOUT = L, FOUT = H).
OE_B
Input
1
LVCMOS
Output enable (active high) for FOUTB0.
The output enable is synchronous to the output clock to eliminate the possibility
of runt pulses on the FOUT output. OE = L low stops FOUT in the logic low state
(FOUT = L, FOUT = H).
OE_REF
Input
0
LVCMOS
Output enable (active high) for REF_CLK.
The output enable is synchronous to the output clock to eliminate the possibility
of runt pulses on the FOUT output. OE = L low stops FOUT in the logic low state
(FOUT = L, FOUT = H).
VCO_SEL
Input
1
LVCMOS
PLL bypass selected when = 0. Normal operation when = 1.
MR
Input
0
LVCMOS
Device reset, active high.
GND
Supply
Ground
Negative power supply (GND).
VCC
Supply
VCC
Positive power supply for core. All VCC pins must be connected to the positive
power supply for correct operation.
VCCOA
Supply
VCC
Positive power supply for A bank output. All VCC pins must be connected to the
positive power supply for correct operation.
VCCOB
Supply
VCC
Positive power supply for B bank output. All VCC pins must be connected to the
positive power supply for correct operation.
VCC_PLL
Supply
VCC
PLL positive power supply (analog power supply).
1. A 0 represents an internal pulldown. A 1 represents an internal pullup. A M represents pulldown and pullup Vcc/2 biasing.
Table 2. Output Frequency Range and PLL Post-Divider N
N
Output Division
Output Frequency Range
0
1
560 - 700 MHz
0
1
2
280 - 350 MHz
0
1
0
3
186.66 - 233.33 MHz
0
1
4
140 - 175 MHz
1
0
5
112 - 140 MHz
1
0
1
6
93.33 - 116.66 MHz
1
0
8
70 - 87.5 MHz
1
16
35 - 43.75 MHz
Table 1. Pin Configurations (Continued)
Pin
I/O
Default(1)
Type
Function
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC972FA | 125 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP52 |
| MPC9772FA | 230 MHz, OTHER CLOCK GENERATOR, PQFP52 |
| MPC9865VM | 200 MHz, OTHER CLOCK GENERATOR, PBGA100 |
| MPC9865VF | 200 MHz, OTHER CLOCK GENERATOR, PBGA100 |
| MPE603PRX200LX | 32-BIT, 200 MHz, RISC PROCESSOR, CBGA255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC9259 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
| MPC9259D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
| MPC9259FA | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:900 MHz LOW VOLTAGE LVDS CLOCK SYNTHESIZER |
| MPC926508SD | 功能描述:IC NETWORKING CLK SOURCE 20-SSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| MPC930 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。