參數(shù)資料
型號: MPC8308ZQAGD
廠商: Freescale Semiconductor
文件頁數(shù): 75/83頁
文件大?。?/td> 0K
描述: MPU POWERQUICC II PRO 473MAPBGA
標準包裝: 84
系列: MPC83xx
處理器類型: 32-位 MPC83xx PowerQUICC II Pro
速度: 400MHz
電壓: 1V
安裝類型: 表面貼裝
封裝/外殼: 473-LFBGA
供應商設備封裝: 473-MAPBGA(19x19)
包裝: 托盤
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 3
Freescale Semiconductor
77
System Design Information
23 System Design Information
This section provides electrical and thermal design recommendations for successful application of the
device
23.1
System Clocking
The device includes two PLLs.
1. The platform PLL generates the platform clock from the externally supplied SYS_CLK_IN input.
The frequency ratio between the platform and SYS_CLK_IN is selected using the platform PLL
ratio configuration bits as described in Section 21.2, “System PLL Configuration.”
2. The e300 core PLL generates the core clock as a slave to the platform clock. The frequency ratio
between the e300 core clock and the platform clock is selected using the e300 PLL ratio
configuration bits as described in Section 21.3, “Core PLL Configuration.”
23.2
PLL Power Supply Filtering
Each of the PLLs listed above is provided with power through independent power supply pins (AVDD1 for
core PLL and AVDD2 for the platform PLL). The AVDD level should always be equivalent to VDD, and
preferably these voltages are derived directly from VDD through a low pass filter scheme such as the
following.
There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to
provide independent filter circuits as illustrated in Figure 54, one to each of the two AVDD pins. By
providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the
other is reduced.
This circuit is intended to filter noise in the PLLs’ resonant frequency range from a 500 kHz to 10 MHz
range. It should be built with surface mount capacitors with minimum effective series inductance (ESL).
Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook
of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a
single large value capacitor.
Each circuit should be placed as close as possible to the specific AVDD pin being supplied to minimize
noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AVDD
pin, which is on the periphery of package, without the inductance of vias.
This figure shows the PLL power supply filter circuits.
Figure 54. PLL Power Supply Filter Circuit
VDD
AVDD1 and AVDD2
2.2 F
Low ESL Surface Mount Capacitors
10
相關PDF資料
PDF描述
IDT7034L15PF8 IC SRAM 72KBIT 15NS 100TQFP
MPC8308CZQADD MPU POWERQUICC II PRO 473MAPBGA
FMC35DRYI CONN EDGECARD 70POS DIP .100 SLD
IDT7005S55PF IC SRAM 64KBIT 55NS 64TQFP
MC68EC000EI12 IC MPU 32BIT 12MHZ 68-PLCC
相關代理商/技術參數(shù)
參數(shù)描述
MPC8308ZQAGDA 功能描述:微處理器 - MPU E300 MP Pb 400 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8309 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:PowerQUICC II Pro Processors
MPC8309CVMADDC 制造商:Freescale Semiconductor 功能描述:E300 MP EXT TMP 266 - Trays
MPC8309CVMADDCA 功能描述:微處理器 - MPU E300 MP ext tmp 266 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8309CVMAFDC 制造商:Freescale Semiconductor 功能描述:E300 MP EXT TMP 333 - Trays