- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26831 > ML6510CQ-130 (FAIRCHILD SEMICONDUCTOR CORP) PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44 PDF資料下載
參數(shù)資料
| 型號： | ML6510CQ-130 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 3/18頁 |
| 文件大小： | 150K |
| 代理商： | ML6510CQ-130 |
ML6510
REV. 1.0 10/25/2000
11
PCB trace impedance
Z0 = 40 to 65
Lumped
CL ≤ 20pF
FBX
CLKX
ML6510-130
FIRST-ORDER
MATCHED LOADS
ML6510-130
GENERIC
LOAD
R2
One way trip delay < tRANGE/2
PCB trace impedance
Z0 = 40 to 65
Lumped
CLX ≤ 20pF
FBX
CLKX
LOAD
R2
R3
Length LX
PCB trace impedance
Z0 = 40 to 65
Lumped
CLY ≤ 20pF
FBY
CLKY
LOAD
R2
R3
One way trip delay < tRANGE/2
Length LY
|CLX – CLY| < 5pF
|LX – LY| < 4"
ZOX = ZOY
R3
PCB trace impedance
Z0 = 40 to 65
Lumped
CL ≤ 20pF
FBX
CLKX
ML6510-80
FIRST-ORDER
MATCHED LOADS
ML6510-80
GENERIC
LOAD
R1
One way trip delay < tRANGE/2
PCB trace impedance
Z0 = 40 to 65
Lumped
CLX ≤ 20pF
FBX
CLKX
LOAD
R1
Length LX
PCB trace impedance
Z0 = 40 to 65
Lumped
CLY ≤ 20pF
FBY
CLKY
LOAD
R1
One way trip delay < tRANGE/2
Length LY
|CLX – CLY| < 5pF
|LX – LY| < 4"
ZOX = ZOY
external Input clocks
The external input clock to the ML6510 can be either a
differential Pseudo-ECL clock or a single-ended TTL
clock. This is selected using the CS bit in the serial shift
register. For the single-ended TTL clock tie the CLKINH
and CLKINL pins together. The ML6510 ensures that there
is a well-defined phase difference between the input and
output clocks.
RESET and lock
When RESET is de-asserted, the internal programming
logic will become active, loading in the configuration
bits (see Programming the ML6510). Once the
configuration is loaded, the PLL will lock onto the
reference signal, and then the deskew blocks will adapt
to the load conditions. When all eight output clocks are
stable and deskewed, LOCK will be asserted. The asserted
polarity of lock is high. Thus, LOCK can be used to
indicate that the system is ready, or it can be used to
drive the RESET input of another PACMan in a clock
tree.
CHIP
VCC
RESET
LOCK
tRESET
tLOCK
PROGRAM IN THE
CONFIGURATION
PROGRAM IN THE
CONFIGURATION
0
5V
RESET may be reasserted at any time to reset the chip
operations. Following a RESET assertion of valid pulse
width (see Programming Electrical Characteristics), the
ML6510 must again be loaded with a configuration, then
it will re-lock and reassert lock when all eight clock
outputs are stable and deskewed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML6510CQ-80 | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44 |
| ML6516241CR | BICMOS SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| ML6516244CT | QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| ML6516444CR | BICMOS SERIES, 16-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| ML65244CS | DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML6510CQ80 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ML6510CQ-80 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:Series Programmable Adaptive Clock Manager (PACMan⑩) |
| ML6516244 | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CR | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CT | 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。