參數(shù)資料
型號(hào): ML6510CQ-130
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 時(shí)鐘及定時(shí)
英文描述: PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44
封裝: PLASTIC, LCC-44
文件頁(yè)數(shù): 13/18頁(yè)
文件大?。?/td> 150K
代理商: ML6510CQ-130
ML6510
4
REV. 1.0 10/25/2000
Absolute Maximum Ratings
VCC Supply Voltage Range ............................ –0.3V to 6V
Input Voltage Range .................................... –0.3V to VCC
Output Current
CLK[0–7] ........................................................ 70mA
All other outputs ............................................. 10mA
Junction Temperature ............................................... 150°C
Storage Temperature ................................ –65°C to 150°C
Thermal Resistance (
θJA)....................................... 54°C/W
ELECTRICAL CHARACTERISTICS
The following specifications apply over the recommended operating conditions of DVCC = AVCC = 5V ± 5% and
ambient temperature between 0°C and 70°C. Loading conditions are specified individually (Note 1)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
Supply
DVCCXX
Supply Current for each pair
fCLKX = 0
50
A
of clock outputs
CL= 20pF, ZO = 50
40
60
mA
fOUT = 80MHz
IAVCC1
Static supply current, AVCC1 pin
100
120
mA
IAVCC2
Static supply current, AVCC2 pin
35
40
mA
IAVCC3
Static supply current, AVCC3 pin
1
2
mA
Low Frequency Inputs and Outputs (ROMMSB, MDOUT, MDIN, MCLK, RESET, LOCK)
VIH
High level input voltage
DVCC – 0.5
V
VIL
Low level input voltage
DGND + 0.5
V
VOH
High level output voltage,
IOH = –100 ADVCC – 0.5
V
MCLK and MDIN
VOL
Low level output voltage,
IOL = +200 A
DGND + 0.5
V
MCLK and MDIN
VOH
High level output voltage,
IOH = –100 A
2.4
V
LOCK output
IOH = –10 A
DVCC – 0.5
V
VOL
Low level output voltage,
IOL = +1 mA
0.4
V
LOCK output
IIN
Static input current
10
A
CIN
Input capacitance
5
pF
High Frequency Inputs and Outputs (CLKINH, CLKINL, FB[0-7], CLK[0-7])
VIH
High level input voltage
CS = 0 (TTL Input Clock)
2.0
V
CS = 1 (PECL Input Clock)
AVCC – 1.165
AVCC – 0.88
V
VIL
Low level input voltage
CS = 0 (TTL Input Clock)
0.8
V
CS = 1 (PECL Input Clock)
AVCC – 1.810
AVCC – 1.475
V
VICM
Common mode input voltage
CS = 1 (PECL Input Clock)
2.0
AVCC – 0.4
V
range for PECL reference clocks
IIH
High level input current
VIH = 2.4V
100
A
IIL
Low level input current
VIL = 0.4V
–400
A
VOH
High level output voltage
IOH = –60mA
2.4
V
VOL
Low level output voltage
IOL = +60mA
0.4
V
相關(guān)PDF資料
PDF描述
ML6510CQ-80 PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44
ML6516241CR BICMOS SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48
ML6516244CT QUAD 4-BIT DRIVER, TRUE OUTPUT, PDSO48
ML6516444CR BICMOS SERIES, 16-BIT DRIVER, TRUE OUTPUT, PDSO48
ML65244CS DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ML6510CQ80 制造商:Rochester Electronics LLC 功能描述:- Bulk
ML6510CQ-80 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:Series Programmable Adaptive Clock Manager (PACMan⑩)
ML6516244 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs
ML6516244CR 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs
ML6516244CT 制造商:MICRO-LINEAR 制造商全稱:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs